X9C102/103/104/503. Terminal Voltages ±5V, 100 Taps. Digitally-Controlled (XDCP) Potentiometer



Similar documents
X9C102, X9C103, X9C104, X9C503

CD4013BC Dual D-Type Flip-Flop

DM74LS193 Synchronous 4-Bit Binary Counter with Dual Clock

DM74LS169A Synchronous 4-Bit Up/Down Binary Counter

DM74LS112A Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop with Preset, Clear, and Complementary Outputs

DM74LS191 Synchronous 4-Bit Up/Down Counter with Mode Control

MM74HC174 Hex D-Type Flip-Flops with Clear

DM7474 Dual Positive-Edge-Triggered D-Type Flip-Flops with Preset, Clear and Complementary Outputs

74F168*, 74F169 4-bit up/down binary synchronous counter

CD4027BC Dual J-K Master/Slave Flip-Flop with Set and Reset

1-Mbit (128K x 8) Static RAM

MM74HC4538 Dual Retriggerable Monostable Multivibrator

NTE2053 Integrated Circuit 8 Bit MPU Compatible A/D Converter

MM74HCT373 MM74HCT374 3-STATE Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop

CD40174BC CD40175BC Hex D-Type Flip-Flop Quad D-Type Flip-Flop

ICS514 LOCO PLL CLOCK GENERATOR. Description. Features. Block Diagram DATASHEET

256K (32K x 8) Static RAM

CD4001BC/CD4011BC Quad 2-Input NOR Buffered B Series Gate Quad 2-Input NAND Buffered B Series Gate

MM74HC273 Octal D-Type Flip-Flops with Clear

DS1225Y 64k Nonvolatile SRAM

MM74C150 MM82C19 16-Line to 1-Line Multiplexer 3-STATE 16-Line to 1-Line Multiplexer

DS1220Y 16k Nonvolatile SRAM

74LS193 Synchronous 4-Bit Binary Counter with Dual Clock

MM74C74 Dual D-Type Flip-Flop

INTEGRATED CIRCUITS. NE558 Quad timer. Product data Supersedes data of 2001 Aug Feb 14

DM Segment Decoder/Driver/Latch with Constant Current Source Outputs

CD4043BC CD4044BC Quad 3-STATE NOR R/S Latches Quad 3-STATE NAND R/S Latches

DS1307ZN. 64 x 8 Serial Real-Time Clock

CD4013BC Dual D-Type Flip-Flop

1 TO 4 CLOCK BUFFER ICS551. Description. Features. Block Diagram DATASHEET

ICS379. Quad PLL with VCXO Quick Turn Clock. Description. Features. Block Diagram

5495A DM Bit Parallel Access Shift Registers


Features. Instruction. Decoder Control Logic, And Clock Generators. Address Compare amd Write Enable. Protect Register V PP.

74F675A 16-Bit Serial-In, Serial/Parallel-Out Shift Register

ICS SPREAD SPECTRUM CLOCK SYNTHESIZER. Description. Features. Block Diagram DATASHEET

74AC191 Up/Down Counter with Preset and Ripple Clock

TRIPLE PLL FIELD PROG. SPREAD SPECTRUM CLOCK SYNTHESIZER. Features

DM74LS153 Dual 1-of-4 Line Data Selectors/Multiplexers

DM74LS157 DM74LS158 Quad 2-Line to 1-Line Data Selectors/Multiplexers

CAT28C64B F R E E. 64K-Bit CMOS PARALLEL EEPROM L E A D FEATURES DESCRIPTION BLOCK DIAGRAM

DM74LS05 Hex Inverters with Open-Collector Outputs

INTEGRATED CIRCUITS. 74LVC08A Quad 2-input AND gate. Product specification IC24 Data Handbook Jun 30

64K (8K x 8) Parallel EEPROM with Page Write and Software Data Protection AT28C64B

DS1220Y 16k Nonvolatile SRAM

74F74 Dual D-Type Positive Edge-Triggered Flip-Flop

MM74HC14 Hex Inverting Schmitt Trigger

DM54161 DM74161 DM74163 Synchronous 4-Bit Counters

4-bit binary full adder with fast carry CIN + (A1 + B1) + 2(A2 + B2) + 4(A3 + B3) + 8(A4 + B4) = = S1 + 2S2 + 4S3 + 8S4 + 16COUT

INTEGRATED CIRCUITS. 74F153 Dual 4-line to 1-line multiplexer. Product specification 1996 Jan 05 IC15 Data Handbook

INTEGRATED CIRCUITS. 74F74 Dual D-type flip-flop. Product specification Supercedes data of 1990 Oct 23 IC15 Data Handbook.

256K (32K x 8) Battery-Voltage Parallel EEPROMs AT28BV256

CD4511BM CD4511BC BCD-to-7 Segment Latch Decoder Driver

54191 DM54191 DM74191 Synchronous Up Down 4-Bit Binary Counter with Mode Control

CD4027BM CD4027BC Dual J-K Master Slave Flip-Flop with Set and Reset

54LS193 DM54LS193 DM74LS193 Synchronous 4-Bit Up Down Binary Counters with Dual Clock

DATA SHEET. TDA1543 Dual 16-bit DAC (economy version) (I 2 S input format) INTEGRATED CIRCUITS

TSL INTEGRATED OPTO SENSOR

MM54C150 MM74C Line to 1-Line Multiplexer

Features. Modulation Frequency (khz) VDD. PLL Clock Synthesizer with Spread Spectrum Circuitry GND

DM74LS00 Quad 2-Input NAND Gate

DS1621 Digital Thermometer and Thermostat

HCC/HCF4032B HCC/HCF4038B

SN54HC191, SN74HC191 4-BIT SYNCHRONOUS UP/DOWN BINARY COUNTERS

CD4001BC/CD4011BC Quad 2-Input NOR Buffered B Series Gate Quad 2-Input NAND Buffered B Series Gate

74AC139 74ACT139 Dual 1-of-4 Decoder/Demultiplexer

TSL250, TSL251, TLS252 LIGHT-TO-VOLTAGE OPTICAL SENSORS

MM74C150 MM82C19 16-Line to 1-Line Multiplexer 3-STATE 16-Line to 1-Line Multiplexer

74F257A Quad 2-line to 1-line selector/multiplexer, non-inverting (3-State)

Spread-Spectrum Crystal Multiplier DS1080L. Features

DM74121 One-Shot with Clear and Complementary Outputs

Features INSTRUCTION DECODER CONTROL LOGIC AND CLOCK GENERATORS COMPARATOR AND WRITE ENABLE EEPROM ARRAY READ/WRITE AMPS 16

Obsolete Product(s) - Obsolete Product(s)

54LS169 DM54LS169A DM74LS169A Synchronous 4-Bit Up Down Binary Counter

SPREAD SPECTRUM CLOCK GENERATOR. Features

LM134-LM234-LM334. Three terminal adjustable current sources. Features. Description

AAT3520/2/4 MicroPower Microprocessor Reset Circuit

54157 DM54157 DM74157 Quad 2-Line to 1-Line Data Selectors Multiplexers

Features. Applications

DM74LS151 1-of-8 Line Data Selector/Multiplexer

LM566C Voltage Controlled Oscillator


DM74LS47 BCD to 7-Segment Decoder/Driver with Open-Collector Outputs

3-input EXCLUSIVE-OR gate. The 74LVC1G386 provides a 3-input EXCLUSIVE-OR function.

Quad 2-Line to 1-Line Data Selectors Multiplexers

Cold-Junction-Compensated K-Thermocoupleto-Digital Converter (0 C to C)

TL084 TL084A - TL084B

DM54LS260 DM74LS260 Dual 5-Input NOR Gate

LM138 LM338 5-Amp Adjustable Regulators

CD4093BM CD4093BC Quad 2-Input NAND Schmitt Trigger

How to Read a Datasheet

DG2302. High-Speed, Low r ON, SPST Analog Switch. Vishay Siliconix. (1-Bit Bus Switch with Level-Shifter) RoHS* COMPLIANT DESCRIPTION FEATURES

HCC4541B HCF4541B PROGRAMMABLE TIMER

HCC/HCF4027B DUAL-J-K MASTER-SLAVE FLIP-FLOP

How To Power A Power Supply On A Microprocessor (Mii) Or Microprocessor Power Supply (Miio) (Power Supply) (Microprocessor) (Miniio) Or Power Supply Power Control (Power) (Mio) Power Control

NM93CS06 CS46 CS56 CS Bit Serial EEPROM with Data Protect and Sequential Read


CD4008BM CD4008BC 4-Bit Full Adder

5485 DM5485 DM Bit Magnitude Comparators

LM1596 LM1496 Balanced Modulator-Demodulator

Transcription:

APPLICATION NOTE A V A I L A B L E AN20 AN42 53 AN71 AN73 AN88 AN91 92 AN115 Terminal Voltages ±5V, 100 Taps X9C102/103/104/503 Digitally-Controlled (XDCP) Potentiometer FEATURES Solid-State Potentiometer Three-Wire Serial Interface 100 Wiper Tap Points Wiper Position Stored in Nonvolatile Memory and Recalled on Power-up 99 Resistive Elements Temperature Compensated End to End Resistance, ±20% Terminal Voltages, ±5V Low Power CMOS V CC = 5V Active Current, 3mA Max. Standby Current, 500µA Max. High Reliability Endurance, 100,000 Data Changes per Bit Register Data Retention, 100 Years X9C102 = 1 kw X9C103 = 10 kw X9C503 = 50 kw X9C104 = 100 kw Packages 8-Lead SOIC and DIP DESCRIPTION The X9Cxxx are Xicor digitally-controlled (XDCP) potentiometers. The device consists of a resistor array, wiper switches, a control section, and nonvolatile memory. The wiper position is controlled by a three-wire interface. The potentiometer is implemented by a resistor array composed of 99 resistive elements and a wiper switching network. Between each element and at either end are tap points accessible to the wiper terminal. The position of the wiper element is controlled by the CS, U/D, and INC inputs. The position of the wiper can be stored in nonvolatile memory and then be recalled upon a subsequent power-up operation. The device can be used as a three-terminal potentiometer or as a two-terminal variable resistor in a wide variety of applications including: control parameter adjustments signal processing FUNCTIONAL DIAGRAMS V CC (Supply Voltage) U/D INC CS 7-BIT UP/DOWN COUNTER 99 98 R H /V H 97 Up/Down (U/D) Increment (INC) Device Select (CS) Control and Memory R H /V H R W / R L /V L 7-BIT NONVOLATILE MEMORY ONE 96 OF ONE- HUNDRED DECODER 2 TRANSFER GATES RESISTOR ARRAY V SS (Ground) General V CC GND STORE AND RECALL CONTROL CIRCUITRY 1 0 R L /V L R W / Detailed E 2 POT is a trademark of Xicor, Inc. 11/5/98 Xicor, Inc. 1994, 1995 Patents Pending 3863-2.4 2/12/99 T2/C0/D0 SH 1 Characteristics subject to change without notice

PIN DESCRIPTIONS PIN CONFIGURATION R H /V H and R L /V L The high (V H /R H ) and low (V L /R L ) terminals of the X9C102/103/104/503 are equivalent to the fixed terminals of a mechanical potentiometer. The minimum voltage is 5V and the maximum is +5V. The terminology of V H /R H and V L /R L references the relative position of the terminal in relation to wiper movement direction selected by the U/D input and not the voltage potential on the terminal. INC U/D V H /R H V SS 1 2 3 4 DIP/SOIC X9C102/103/104/503 8 7 6 5 V CC CS V L /R L /R W R W / /R W is the wiper terminal, and is equivalent to the movable terminal of a mechanical potentiometer. The position of the wiper within the array is determined by the control inputs. The wiper terminal series resistance is typically 40W. Up/Down (U/D) The U/D input controls the direction of the wiper movement and whether the counter is incremented or decremented. Increment (INC) The INC input is negative-edge triggered. Toggling INC will move the wiper and either increment or decrement the counter in the direction indicated by the logic level on the U/D input. PIN NAMES Symbol V H /R H /R W V L /R L V SS V CC U/D INC CS NC 3863 FHD F02.2 Description High Terminal Wiper Terminal Low Terminal Ground Supply Voltage Up/Down Control Input Increment Control Input Chip Select Control Input No Connection Chip Select (CS) The device is selected when the CS input is LOW. The current counter value is stored in nonvolatile memory when CS is returned HIGH while the INC input is also HIGH. After the store operation is complete the X9C102/ 103/104/503 device will be placed in the low power standby mode until the device is selected once again. 2

PRINCIPLES OF OPERATION There are three sections of the X9Cxxx: the input control, counter and decode section; the nonvolatile memory; and the resistor array. The input control section operates just like an up/down counter. The output of this counter is decoded to turn on a single electronic switch connecting a point on the resistor array to the wiper output. Under the proper conditions the contents of the counter can be stored in nonvolatile memory and retained for future use. The resistor array is comprised of 99 individual resistors connected in series. At either end of the array and between each resistor is an electronic switch that transfers the potential at that point to the wiper. The wiper, when at either fixed terminal, acts like its mechanical equivalent and does not move beyond the last position. That is, the counter does not wrap around when clocked to either extreme. The electronic switches on the device operate in a make before break mode when the wiper changes tap positions. If the wiper is moved several positions, multiple taps are connected to the wiper for t IW (INC to change). The R TOTAL value for the device can temporarily be reduced by a significant amount if the wiper is moved several positions. When the device is powered-down, the last wiper position stored will be maintained in the nonvolatile memory. When power is restored, the contents of the memory are recalled and the wiper is set to the value last stored. INTRUCTIONS AND PROGRAMMING The INC, U/D and CS inputs control the movement of the wiper along the resistor array. With CS set LOW the device is selected and enabled to respond to the U/D and INC inputs. HIGH to LOW transitions on INC will increment or decrement (depending on the state of the U/D input) a seven-bit counter. The output of this counter is decoded to select one of one-hundred wiper positions along the resistive array. The value of the counter is stored in nonvolatile memory whenever CS transistions HIGH while the INC input is also HIGH. The system may select the X9Cxxx, move the wiper, and deselect the device without having to store the latest wiper position in nonvolatile memory. After the wiper movement is performed as described above and once the new position is reached, the system must keep INC LOW while taking CS HIGH. The new wiper position will be maintained until changed by the system or until a power-down/up cycle recalled the previously stored data. This procedure allows the system to always power-up to a preset value stored in nonvolatile memory; then during system operation minor adjustments could be made. The adjustments might be based on user preference: system parameter changes due to temperature drift, etc... The state of U/D may be changed while CS remains LOW. This allows the host system to enable the device and then move the wiper up and down until the proper trim is attained. MODE SELECTION CS INC U/D Mode L H Wiper Up L L Wiper Down H X Store Wiper Position H X X Standby Current L X No Store, Return to Standby SYMBOL TABLE WAVEFORM INPUTS OUTPUTS Must be steady May change from Low to High May change from High to Low Don t Care: Changes Allowed N/A Will be steady Will change from Low to High Will change from High to Low Changing: State Not Known Center Line is High Impedance 3

ABSOLUTE MAXIMUM RATINGS* Temperature under Bias... 65 C to +135 C Storage Temperature... 65 C to +150 C Voltage on CS, INC, U/D and V CC with Respect to V SS... 1V to +7V Voltage on V H and V L Referenced to V SS... 8V to +8V DV = V H V L X9C102... 4V X9C103, X9C503, and X9C104...10V Lead Temperature (Soldering, 10 seconds)...+300 C RECOMMENDED OPERATING CONDITIONS Temperature Min. Max. Commercial 0 C +70 C Industrial 40 C +85 C Military 55 C +125 C 3863 PGM T03.1 *COMMENT Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and the functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Supply Voltage (V CC ) Limits X9C102/103/104/503 5V ±10% 3863 PGM T04.2 POTENTIOMETER CHARACTERISTICS (Over recommended operating conditions unless otherwise stated.) Limits Symbol Parameter Min. Typ. Max. Units Test Conditions/Notes R TOTAL End to End Resistance Variation 20 +20 % V VH V H Terminal Voltage 5 +5 V V VL V L Terminal Voltage 5 +5 V Power Rating 16 mw X9C102 Power Rating 10 mw X9C103/104/503 I W Wiper Current ±1 ma R W Wiper Resistance 40 100 W Wiper Current = ±1mA Noise 120 dbv Ref. 1kHz Resolution 1 % Absolute Linearity (1) 1 +1 M (3) (n)(actual) (n)(expected) Relative Linearity (2) 0.2 +0.2 MI (3) (n + 1)(actual) [(n) + MI ] RTOTAL Temperature Coefficient ±300 ppm/ C X9C103/503/104 RTOTAL Temperature Coefficient ±600 ppm/ C X9C102 Ratiometric Temperature Coefficient ±20 ppm C C H /C L /C W Potentiometer Capacitances 10/10/25 pf see circuit #3 Notes: (1) Absolute Linearity is utilized to determine actual wiper voltage versus expected voltage = [(n)(actual) (n)(expected ) ] = ±1 MI Maximum. (2) Relative Linearity is a measure of the error in step size between taps = (n + 1) [(n) + MI ] = +0.2 MI. (3) 1 MI = Minimum Increment = R TOT /99 (4) Typical values are for T A = 25 C and nominal supply voltage. (5) This parameter is periodically sampled and not 100% tested. 4

D.C. OPERATING CHARACTERISTICS (Over recommended operating conditions unless otherwise specified.) Symbol Parameter Limits Min. Typ. (4) Max. Units Test Conditions I CC V CC Active Current 1 3 ma CS = V IL, U/D = V IL or V IH and INC = 0.4V to 2.4V @ max. t CYC I SB Standby Supply Current 200 500 µa CS = V CC 0.3V, U/D and INC = V SS or V CC 0.3V I LI V IH V IL C (2) IN CS, INC, U/D Input Leakage Current CS, INC, U/D Input HIGH Voltage CS, INC, U/D Input LOW Voltage CS, INC, U/D Input Capacitance ±10 µa V IN = V SS to V CC 2 V CC + 1 V 1 0.8 V 10 pf V CC = 5V, V IN = V SS, T A = 25 C, f = 1MHz ENDURANCE AND DATA RETENTION Parameter Min. Units Minimum Endurance 100,000 Data Changes per Bit Data Retention 100 Years Test Circuit #1 Test Circuit #2 Test Circuit #3 V R /R H V H /R H TEST POINT R H R TOTAL R L V S TEST POINT /R W V L /R L /R W FORCE V CURRENT L /R L C H 10pF C W 25pF C L 10pF R W 5

A.C. CONDITIONS OF TEST Input Pulse Levels 0V to 3V Input Rise and Fall Times 10ns Input Reference Levels 1.5V A.C. OPERATING CHARACTERISTICS (Over recommended operating conditions unless otherwise specified) Limits Symbol Parameter Min. Typ. (6) Max. Units t Cl CS to INC Setup 100 ns t ld INC HIGH to U/D Change 100 ns t DI U/D to INC Setup 2.9 µs t ll INC LOW Period 1 µs t lh INC HIGH Period 1 µs t lc INC Inactive to CS Inactive 1 µs t CPH CS Deselect Time (STORE) 20 ms t CPH CS Deselect Time (NO STORE) 100 ns t IW INC to Change 100 500 µs t CYC INC Cycle Time 4 µs t R, t (7) F INC Input Rise and Fall Time 500 µs t (7) PU Power up to Wiper Stable 500 µs t R V (7) CC V CC Power-up Rate 0.2 50 V/ms A.C. TIMING CS t CYC t CI t IL t IH t IC t CPH INC 90% 90% 10% t ID t DI t F t R U/D t IW MI (8) Notes: (6) Typical values are for T A = 25 C and nominal supply voltage. (7) This parameter is periodically sampled and not 100% tested. (8) MI in the A.C. timing diagram refers to the minimum incremental change in the output due to a change in the wiper position. 6

PERFORMANCE CHARACTERISTICS Contact the factory for more information. APPLICATIONS INFORMATION Electronic digitally-controlled (XCDP) potentiometers provide three powerful application advantages; (1) the variability and reliability of a solid-state potentiometer, (2) the flexibility of computer-based digital controls, and (3) the retentivity of nonvolatile memory used for the storage of multiple potentiometer settings or data. Basic Configurations of Electronic Potentiometers V R V R V H V L I Three terminal potentiometer; variable voltage divider Two terminal variable resistor; variable current Basic Circuits Buffered Reference Voltage +V +5V OP-07 V REF + V OUT Cascading Techniques +V +V X V S Noninverting Amplifier +5V + LM308A 5V V O 5V +V R 2 V OUT = (a) (b) V O = (1+R 2 / )V S Voltage Regulator Offset Voltage Adjustment Comparator with Hysterisis V IN 317 V O (REG) V S 100KW R 2 V S LT311A + V O + V O I adj R 2 10KW TL072 } } R 2 10KW 10KW V UL = { /( +R 2 )} V O (max) V LL = { /( +R 2 )} V O (min) V O (REG) = 1.25V (1+R 2 / )+I adj R 2 +12V -12V (for additional circuits see AN115) 7

PACKAGING INFORMATION 8-LEAD PLASTIC DUAL IN-LINE PACKAGE TYPE P 8-LEAD PLASTIC DUAL SMALL OUTLINE GULL WING PACKAGE TYPE S 0.430 (10.92) 0.360 (9.14) 0.092 (2.34) DIA. NOM 0.150 (3.80) 0.158 (4.00) PIN 1 INDEX 0.255 (6.47) 0.245 (6.22) PIN 1 INDEX PIN 1 0.228 (5.80) 0.244 (6.20) PIN 1 0.300 (7.62) REF. 0.060 (1.52) 0.020 (0.51) 0.014 (0.35) 0.019 (0.49) HALF SHOULDER WIDTH ON ALL END PINS OPTIONAL 0.188 (4.78) 0.197 (5.00) SEATING PLANE 0.140 (3.56) 0.130 (3.30) (4X) 7 0.150 (3.81) 0.125 (3.18) 0.110 (2.79) 0.090 (2.29) 0.020 (0.51) 0.015 (0.38) 0.062 (1.57) 0.0585 (1.47) 0.020 (0.51) 0.016 (0.41) 0.050 (1.27) 0.004 (0.19) 0.010 (0.25) 0.053 (1.35) 0.069 (1.75) 0.015 (0.38) MAX. 0.325 (8.25) 0.300 (7.62) 0.010 (0.25) 0.020 (0.50) X 45 TYP.0.010 (0.25) 0 15 0 8 0.027 (0.683) 0.037 (0.937) 0.0075 (0.19) 0.010 (0.25) NOTE: 1. ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS) 2. PACKAGE DIMENSIONS EXCLUDE MOLDING FLASH 8

ORDERING INFORMATION X9Cxxx X X Temperature Range Blank = Commercial = 0 C to +70 C I = Industrial = 40 C to +85 C M = Military = 55 C to +125 C Package P = 8-Lead Plastic DIP S = 8-Lead SOIC End to End Resistance 102 = 1 kw 103 = 10 kw 104 = 100 kw 503 = 50 kw Physical Characteristics Marking Includes: Manufacturer s Trademark Resistance Value or Code Date Code LIMITED WARRANTY Devices sold by Xicor, Inc. are covered by the warranty and patent indemnification provisions appearing in its Terms of Sale only. Xicor, Inc. makes no warranty, express, statutory, implied, or by description regarding the information set forth herein or regarding the freedom of the described devices from patent infringement. Xicor, Inc. makes no warranty of merchantability or fitness for any purpose. Xicor, Inc. reserves the right to discontinue production and change specifications and prices at any time and without notice. Xicor, Inc. assumes no responsibility for the use of any circuitry other than circuitry embodied in a Xicor, Inc. product. No other circuits, patents, licenses are implied. U.S. PATENTS Xicor products are covered by one or more of the following U.S. Patents: 4,263,664; 4,274,012; 4,300,212; 4,314,265; 4,326,134; 4,393,481; 4,404,475; 4,450,402; 4,486,769; 4,488,060; 4,520,461; 4,533,846; 4,599,706; 4,617,652; 4,668,932; 4,752,912; 4,829, 482; 4,874, 967; 4,883, 976. Foreign patents and additional patents pending. LIFE RELATED POLICY In situations where semiconductor component failure may endanger life, system designers using this product should design the system with appropriate error detection and correction, redundancy and back-up features to prevent such an occurence. Xicor s products are not authorized for use in critical components in life support devices or systems. 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user. 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness. 9