ADS9850 Signal Generator Module



Similar documents
LC7218, 7218M, 7218JM

NTE2053 Integrated Circuit 8 Bit MPU Compatible A/D Converter

24-Bit Analog-to-Digital Converter (ADC) for Weigh Scales FEATURES S8550 VFB. Analog Supply Regulator. Input MUX. 24-bit Σ ADC. PGA Gain = 32, 64, 128

DS1307ZN. 64 x 8 Serial Real-Time Clock

DS1621 Digital Thermometer and Thermostat

Part 1. MAX BIT DAC with an Arduino Board. MIDI to Voltage Converter Part1

DS1621 Digital Thermometer and Thermostat

Variable Resolution, 10-Bit to 16-Bit R/D Converter with Reference Oscillator AD2S1210-EP

8-Bit Flash Microcontroller for Smart Cards. AT89SCXXXXA Summary. Features. Description. Complete datasheet available under NDA

Interfacing Analog to Digital Data Converters

DS Wire Digital Thermometer and Thermostat

DATA SHEET. TDA1543 Dual 16-bit DAC (economy version) (I 2 S input format) INTEGRATED CIRCUITS

FM75 Low-Voltage Two-Wire Digital Temperature Sensor with Thermal Alarm

12-Bit, 4-Channel Parallel Output Sampling ANALOG-TO-DIGITAL CONVERTER

FEATURES DESCRIPTION. PT6321 Fluorescent Display Tube Controller Driver

DS1225Y 64k Nonvolatile SRAM

DEPARTMENT OF COMPUTER SCIENCE & ENGINEERING Question Bank Subject Name: EC Microprocessor & Microcontroller Year/Sem : II/IV

Programmable Single-/Dual-/Triple- Tone Gong SAE 800

VMR6512 Hi-Fi Audio FM Transmitter Module

QUICK START GUIDE FOR DEMONSTRATION CIRCUIT BIT DIFFERENTIAL ADC WITH I2C LTC2485 DESCRIPTION

10-Bit Digital Temperature Sensor in 6-Lead SOT-23 AD7814

ULC Technology: High-performance gate array package using multiple metal layer CMOS technology featuring sub-micron channel lengths (0.

CD4013BC Dual D-Type Flip-Flop

7 OUT1 8 OUT2 9 OUT3 10 OUT4 11 OUT5 12 OUT6 13 OUT7 14 OUT8 15 OUT9 16 OUT10 17 OUT11 18 OUT12 19 OUT13 20 OUT14 21 OUT15 22 OUT16 OUT17 23 OUT18

Features INSTRUCTION DECODER CONTROL LOGIC AND CLOCK GENERATORS COMPARATOR AND WRITE ENABLE EEPROM ARRAY READ/WRITE AMPS 16

DM74LS191 Synchronous 4-Bit Up/Down Counter with Mode Control

TONE/PULSE DIALER WITH REDIAL

JTAG-HS2 Programming Cable for Xilinx FPGAs. Overview. Revised January 22, 2015 This manual applies to the HTAG-HS2 rev. A

DS1220Y 16k Nonvolatile SRAM

US-SPI New generation of High performances Ultrasonic device

Cold-Junction-Compensated K-Thermocoupleto-Digital Converter (0 C to C)

10-Bit Digital Temperature Sensor (AD7416) and Four/Single-Channel ADC (AD7417/AD7418) AD7416/AD7417/AD7418

DAC1401D125. Dual 14-bit DAC, up to 125 Msps. The DAC1401D125 is pin compatible with the AD9767, DAC2904 and DAC5672.

DM Segment Decoder/Driver/Latch with Constant Current Source Outputs

ADC12041 ADC Bit Plus Sign 216 khz Sampling Analog-to-Digital Converter

µpd6379, 6379A, 6379L, 6379AL

DS2187 Receive Line Interface

DDS. 16-bit Direct Digital Synthesizer / Periodic waveform generator Rev Key Design Features. Block Diagram. Generic Parameters.

Glitch Free Frequency Shifting Simplifies Timing Design in Consumer Applications

Interfacing To Alphanumeric Displays

HDMM01 V1.0. Dual-axis Magnetic Sensor Module With I 2 C Interface FEATURES. Signal Path X

DS2186. Transmit Line Interface FEATURES PIN ASSIGNMENT

TS5010 TeraTune Programmable Bandpass Filter

PACKAGE OUTLINE DALLAS DS2434 DS2434 GND. PR 35 PACKAGE See Mech. Drawings Section

8254 PROGRAMMABLE INTERVAL TIMER

CD4027BC Dual J-K Master/Slave Flip-Flop with Set and Reset

US-Key New generation of High performances Ultrasonic device

Semiconductor MSM82C43

INTEGRATED CIRCUITS DATA SHEET. SAA digit LED-driver with I 2 C-Bus interface. Product specification File under Integrated Circuits, IC01

Chapter 6 PLL and Clock Generator

VITESSE SEMICONDUCTOR CORPORATION. 16:1 Multiplexer. Timing Generator. CMU x16

LTC Channel Analog Multiplexer with Serial Interface U DESCRIPTIO

74LS193 Synchronous 4-Bit Binary Counter with Dual Clock

CMOS, 125 MHz Complete DDS Synthesizer AD9850

HP03 BAROMETER MODULE Version: 1.1

Microtronics technologies Mobile:

PLL frequency synthesizer

Data Acquisition Module with I2C interface «I2C-FLEXEL» User s Guide

PCM over USB sample rates 44.1Khz 48Khz, 88,2Khz,96Khz,192Khz 352.8Khz, 384Khz I2S output

DS1220Y 16k Nonvolatile SRAM

AUTOMATIC NIGHT LAMP WITH MORNING ALARM USING MICROPROCESSOR

DESCRIPTION FEATURES BLOCK DIAGRAM. PT2260 Remote Control Encoder

PHY-2464 Physical Basis of Music

HCC4541B HCF4541B PROGRAMMABLE TIMER

Spread-Spectrum Crystal Multiplier DS1080L. Features

24-Bit, 96kHz BiCMOS Sign-Magnitude DIGITAL-TO-ANALOG CONVERTER

I 2 S bus specification

74F675A 16-Bit Serial-In, Serial/Parallel-Out Shift Register

MicroMag3 3-Axis Magnetic Sensor Module

DM74LS112A Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop with Preset, Clear, and Complementary Outputs

VT-802 Temperature Compensated Crystal Oscillator

Obsolete Product(s) - Obsolete Product(s)

The I2C Bus. NXP Semiconductors: UM10204 I2C-bus specification and user manual HAW - Arduino 1

INTEGRATED CIRCUITS DATA SHEET. PCF bit A/D and D/A converter. Product specification Supersedes data of 2001 Dec 13.

css Custom Silicon Solutions, Inc.

Data Sheet. Adaptive Design ltd. Arduino Dual L6470 Stepper Motor Shield V th November L6470 Stepper Motor Shield

DS18B20 Programmable Resolution 1-Wire Digital Thermometer

NOTE: The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

HCC/HCF4032B HCC/HCF4038B

LC 2 MOS Signal Conditioning ADC with RTD Excitation Currents AD7711

Features. Modulation Frequency (khz) VDD. PLL Clock Synthesizer with Spread Spectrum Circuitry GND

6-BIT UNIVERSAL UP/DOWN COUNTER

BATRON. Specification for BTHQ 21605V-FSTF-I2C-COG

Adding Heart to Your Technology

PCAN-MicroMod Universal I/O Module with CAN Interface. User Manual. Document version ( )

CD4027BM CD4027BC Dual J-K Master Slave Flip-Flop with Set and Reset

THE BASICS OF PLL FREQUENCY SYNTHESIS

DP8570A DP8570A Timer Clock Peripheral (TCP)

Hideo Okawara s Mixed Signal Lecture Series. DSP-Based Testing Fundamentals 46 Per-pin Signal Generator

Chapter 6: From Digital-to-Analog and Back Again

NJU6061. Full Color LED Controller Driver with PWM Control GENERAL DESCRIPTION PACKAGE OUTLINE FEATURES

DM7474 Dual Positive-Edge-Triggered D-Type Flip-Flops with Preset, Clear and Complementary Outputs

Analog/Digital Conversion. Analog Signals. Digital Signals. Analog vs. Digital. Interfacing a microprocessor-based system to the real world.

DEVELOPMENT OF DEVICES AND METHODS FOR PHASE AND AC LINEARITY MEASUREMENTS IN DIGITIZERS

16-Channel, 1 MSPS, 12-Bit ADC with Sequencer in 28-Lead TSSOP AD7490

DM74LS193 Synchronous 4-Bit Binary Counter with Dual Clock

LC898300XA. Functions Automatic adjustment to the individual resonance frequency Automatic brake function Initial drive frequency adjustment function

74AC191 Up/Down Counter with Preset and Ripple Clock

MADR TR. Single Driver for GaAs FET or PIN Diode Switches and Attenuators Rev. V1. Functional Schematic. Features.

Transcription:

1. Introduction ADS9850 Signal Generator Module This module described here is based on ADS9850, a CMOS, 125MHz, and Complete DDS Synthesizer. The AD9850 is a highly integrated device that uses advanced DDS technology coupled with an internal high speed, high performance, D/A converter and comparator, to form a complete digitally programmable frequency synthesizer and clock generator function. All the external components which are needed are integrated on the board and the designer don t need to care more about the detailed design of ADS9850. The designer only needs to add the power and control signals to this module to driver this module

2. FEATURES and APPLICATIONS 2.1 FEATURES: Signal Frequency output range: 0-40MHz 4 Signal outputs: 2 sine wave outputs and 2 square wave outputs DAC SFDR > 50 db @ 40 MHz AOUT 32-Bit Frequency Tuning Word Simplified Control Interface: Parallel Byte or Serial Loading Format Phase Modulation Capability +3.3 V or +5 V Single Supply Operation Low Power: 380 mw @ 125 MHz (+5 V) Low Power: 155 mw @ 110 MHz (+3.3 V) Power-Down Function 2.2 APPLICATIONS Frequency/Phase Agile Sine-Wave Synthesis Clock Recovery and Locking Circuitry for Digital Communications Digitally Controlled ADC Encode Generator Agile Local Oscillator Applications

3. The assembly drawing

4. Schematic

4. How to drive this module 1) Pin definition Symbol Type Function VCC P This is a voltage supply pin. 3.3V or 5V power input GND P This is a ground pin. W_CLK I Word Load Clock. This clock is used to load the parallel or serial frequency/phase/control words FQ_UD I Frequency Update. On the rising edge of this clock, the DDS will update to the frequency (or phase) loaded in the data input register, it then resets the pointer to Word 0 DATA I D7, Serial Load RESET I Reset. This is the master reset function; when set high it clears all registers (except the input register) and

the DAC output will go to Cosine 0 after additional clock cycles D0 D7 I 8-Bit Data Input. This is the 8-bit data port for iteratively loading the 32-bit frequency and 8-bit phase/ 28 25 control word. D7 = MSB; D0 = LSB. D7 (Pin 25) also serves as the input pin for the 40-bit serial data word. Square Wave O This is the comparator s true output Ouput1 Square Wave O This is the comparator s complement output. Ouput1 Sine Wave O Analog Current Output of the DAC. Ouput1 Sine Wave Ouput1 O The Complementary Analog Output of the DAC. 2) DC Characteristics 1) Power supply: 3.3V or 5.0V 2) Interface voltage: 3.3V if power supply is 3.3V. 5.0V if power supply is 5.0V Characteristics Symb Min Typ Max Unit ol Logic 1 Voltage +5 V Supply V IH 3.5 5.0 6 V Logic 1 Voltage +3.3 V Supply V IH 3.0 3.3 6 V Logic 0 Voltage V IL - 0.4 V

3) Software description The AD9850 contains a 40-bit register that is used to program the 32-bit frequency control word, the 5-bit phase modulation word and the power-down function. This register can be loaded in a parallel or serial mode. In the parallel load mode, the register is loaded via an 8-bit bus; the full 40-bit word requires five iterations of the 8-bit word. The W_CLK and FQ_UD signals are used to address and load the registers. The rising edge of FQ_UD loads the (up to) 40-bit control data word into the device and resets the address pointer to the first register. Subsequent W_CLK rising edges load the 8-bit data on words [7:0] and move the pointer to the next register. After five loads, W_CLK edges are ignored until either a reset or an FQ_UD rising edge resets the address pointer to the first register. In serial load mode, subsequent rising edges of W_CLK shift the 1-bit data on Lead 25 (D7) through the 40 bits of programming information. After 40 bits are shifted through, an FQ_UD pulse is required to update the output frequency (or phase). For detailed information for Programming the AD9850, please download the following two documents on our website: www.eimodule.com (Search EIM377) 1. AD9850_specification.pdf (From Page 9) 2. AD9850_SW_samples.zip We also have demo board for this module for you. See the picture on the next page.

5. Pictures for working module

6. Test results 1MHZ 正 弦 波 输 出 图 : 1KHZ 正 弦 波 输 出 图 :

1MHZ 方 波 输 出 图 : 1KHZ 方 波 输 出 图 :