CDM Testing. Marcos Hernandez

Similar documents
Automotive Electronics Council Component Technical Committee

How To Make An Electric Static Discharge (Esd) Protection Diode

AN3353 Application note

IEC ESD Immunity and Transient Current Capability for the SP72X Series Protection Arrays

PESDxU1UT series. 1. Product profile. Ultra low capacitance ESD protection diode in SOT23 package. 1.1 General description. 1.

Femtofarad bidirectional ESD protection diode

LIN-bus ESD protection diode

CAN bus ESD protection diode

PRTR5V0U2F; PRTR5V0U2K

Design Guide for the Control of ESD in the esata Interface

Teseq ESD Simulator Verification

Automated Contact Resistance Tester CR-2601

1.5 GHz Active Probe TAP1500 Datasheet

GaN IC Die Handling, Assembly and Testing Techniques

DDX 7000 & Digital Partial Discharge Detectors FEATURES APPLICATIONS

Charged cable event. 1 Goal of the ongoing investigation. 2 Energy sources for the CDE. Content

8-bit binary counter with output register; 3-state

Low-power D-type flip-flop; positive-edge trigger; 3-state

IP4234CZ6. 1. Product profile. Single USB 2.0 ESD protection to IEC level General description. 1.2 Features. 1.

74AUP1G General description. 2. Features and benefits. Low-power D-type flip-flop with set and reset; positive-edge trigger

PS323. Precision, Single-Supply SPST Analog Switch. Features. Description. Block Diagram, Pin Configuration, and Truth Table. Applications PS323 PS323

Hex buffer with open-drain outputs

High-speed switching diodes. Type number Package Configuration Package NXP JEITA JEDEC

CLA Series: Silicon Limiter Diode Bondable Chips

Influence of the Socket on Chip-level ESD Testing

74HCU General description. 2. Features and benefits. 3. Ordering information. Hex unbuffered inverter

23-26GHz Reflective SP4T Switch. GaAs Monolithic Microwave IC in SMD leadless package

DEPARTMENT OF DEFENSE TEST METHOD STANDARD METHOD OF INSERTION LOSS MEASUREMENT

DDX 7000 & Digital Partial Discharge Detectors FEATURES APPLICATIONS

SM712 Series 600W Asymmetrical TVS Diode Array

Physical Specifications (Custom design available.)

SiGe:C Low Noise High Linearity Amplifier

CLA LF: Surface Mount Limiter Diode

ACL 395 Resistivity Meter

ESD Line Ultra-Large Bandwidth ESD Protection

BAS16 series. 1. Product profile. High-speed switching diodes. 1.1 General description. 1.2 Features and benefits. 1.

BAT54 series SOT23 Schottky barrier diodes Rev. 5 5 October 2012 Product data sheet 1. Product profile 1.1 General description

74HC2G02; 74HCT2G General description. 2. Features and benefits. 3. Ordering information. Dual 2-input NOR gate

74HC154; 74HCT to-16 line decoder/demultiplexer

SIGNAL GENERATORS and OSCILLOSCOPE CALIBRATION

Agilent N8973A, N8974A, N8975A NFA Series Noise Figure Analyzers. Data Sheet

74HC238; 74HCT to-8 line decoder/demultiplexer

Fractus Compact Reach Xtend

74HC02; 74HCT General description. 2. Features and benefits. Ordering information. Quad 2-input NOR gate

An Ethernet Cable Discharge Event (CDE) Test and Measurement System

U1602A Handheld Oscilloscopes, 20 MHz

3-to-8 line decoder, demultiplexer with address latches

Keysight E5063A ENA Series PCB Analyzer

ESDLIN1524BJ. Transil, transient voltage surge suppressor diode for ESD protection. Features. Description SOD323

74HC165; 74HCT bit parallel-in/serial out shift register

NEW PRODUCT ANNOUCEMENT

Agilent Technologies 3000 Series Oscilloscopes

AC3200 INTELLIGENT BROADBAND AMPLIFIER

Description. Dimensions. Features. precision works better

MILE Encoder for EC 90 flat

4-bit binary full adder with fast carry CIN + (A1 + B1) + 2(A2 + B2) + 4(A3 + B3) + 8(A4 + B4) = = S1 + 2S2 + 4S3 + 8S4 + 16COUT

Automotive Electronics Council Component Technical Committee

The 74LVC1G04 provides one inverting buffer.

Selector Switch Type 08

Agilent 4339B/4349B High Resistance Meters

RClamp0821P. Ultra-Low Capacitance 1-Line ESD protection. PROTECTION PRODUCTS - RailClamp Description. Features. Mechanical Characteristics

74HC138; 74HCT to-8 line decoder/demultiplexer; inverting

40 V, 200 ma NPN switching transistor

DATA SHEET. MMBT3904 NPN switching transistor DISCRETE SEMICONDUCTORS. Product data sheet Supersedes data of 2002 Oct Feb 03.

SMS : Surface Mount, 0201 Zero Bias Silicon Schottky Detector Diode

MADR TR. Quad Driver for GaAs FET or PIN Diode Switches and Attenuators Rev. 4. Functional Schematic. Features.

Selector Switch Type 01

74HC4040; 74HCT stage binary ripple counter

Test Report. Prepared for: Technologic Systems, Inc. Model: TS-8820

uclamp3301h Low Voltage μclamp TM for ESD and CDE Protection PRELIMINARY Features

The 74LVC1G11 provides a single 3-input AND gate.

74HC107; 74HCT107. Dual JK flip-flop with reset; negative-edge trigger

Dielectric Withstand and Ground Bond Testers For Production Line Safety Agency Compliance Testing

AXIS 262+ Network Video Recorder

MADR TR. Single Driver for GaAs FET or PIN Diode Switches and Attenuators Rev. V1. Functional Schematic. Features.

SM Series 400W TVS Diode Array

74HC377; 74HCT General description. 2. Features and benefits. 3. Ordering information

RClamp0504P RailClamp Low Capacitance TVS Array

Agilent 8753ET/8753ES Network Analyzers

MIT510/2, MIT520/2 and MIT1020/2

ESD9X3.3ST5G Series, SZESD9X3.3ST5G Series. Transient Voltage Suppressors Micro Packaged Diodes for ESD Protection

PRODUCT SPECIFICATION

Schedule of Accreditation issued by United Kingdom Accreditation Service High Street, Feltham, Middlesex, TW13 4UN, UK

LUXEON LEDs. Circuit Design and Layout Practices to Minimize Electrical Stress. Introduction. Scope LED PORTFOLIO

74HC32; 74HCT General description. 2. Features and benefits. Quad 2-input OR gate

7.0, 4 Wire Touch Panel

Single-channel common-mode filter with integrated ESD protection network

Specification of 5 Wire Analog Touch Panel

INTEGRATED CIRCUITS DATA SHEET. TDA7000 FM radio circuit. Product specification File under Integrated Circuits, IC01

S-PARAMETER MEASUREMENTS OF MEMS SWITCHES

NPN wideband silicon RF transistor

Impedance Matching and Matching Networks. Valentin Todorow, December, 2009

1W High Power Purple LED Technical Data Sheet. Part No.: LL-HP60MUVA

RF data receiver super-reactive ASK modulation, low cost and low consumption ideal for Microchip HCS KEELOQ decoder/encoder family. 0.

IP4294CZ10-TBR. ESD protection for ultra high-speed interfaces

Card electrical characteristic, Parallelism & Reliability. Jung Keun Park Willtechnology

N-channel enhancement mode TrenchMOS transistor

Technical Datasheet Scalar Network Analyzer Model MHz to 40 GHz

Datenblatt - Fiche technique - Data sheet

HEF4011B. 1. General description. 2. Features and benefits. 3. Ordering information. 4. Functional diagram. Quad 2-input NAND gate

Transcription:

CDM Testing Marcos Hernandez

Contents 1. Recent changes to test standards 2. The new Joint Standard (status) 3. Problems testing to the existing standards 4. Variables in testing 5. CDM2, a new, proposed alternative testing method 6. The new Thermo Scientific Orion2 CDM Tester 7. Thermo Scientific Orion2 software demo 8. Questions and Answers 2

3 Recent Changes to CDM Test Standards

ESDA/JEDEC Standards Status CDM Device Testing ESDA (WG5.3.1) The ESDA released a version of the ANSI/ESDA-STM5.3.1 CDM standard, ESD S5.3.1-2009 [1] which replaced ESDA-STM5.3.1-1999. Some highlights of the document changes: Added a tester conceptual drawing Included graphical and definitions for the Single and Dual discharge methods Waveform verification equipment specifications were improved 3GHz scope required for calibration 1GHz scope can be used for verification 18GHz for all cables and attenuators Waveform verification modules can be either FR4 or RF35, however RF35 is recommended as this does not suffer from humidity and other issues that FR4 does The verification module capacitance should be measured Due to the restraints of previous versions, the specified size of the modules versus their required capacitance values do not correlate. Size of the modules may not adhere to the values in the standard. 4

ESDA/JEDEC Standards Status CDM Device Testing JEDEC JEDEC released JESD22-C101E [2] in December 2009 Section 10.4 is the only section that changed in this new release of the standard. This new release changes the number of pulses from 3 pulses per polarity to at least 1 pulse per polarity during device testing. The other change to this section highlighted the need to verify a discharge has occurred, since there will be only one pulse per polarity. JEDEC released JESD22-C101D in October 2008 Section 10.4 is the only section that changed in this new release of the standard. This new change allows partitioning of the tests between multiple devices. Partitioning can provide additional information during the failure analysis, compared to stressing one device with both polarities or all pins on a single device. 5

AEC (Automotive Electronics Council) Standard Status AEC CDM Device Testing AEC Q100-011-Rev-B [3] is the latest CDM document from the AEC The last release of this document was in July of 2003 and remains at Rev B Document specifications References ESDA and JEDEC CDM standards Uses ESDA style targets (4pF/30pF) Mentions that an insulator on the charge plate can be used, as long as it s less than 130 microns thick Mentions both Direct and Field Induced Charging Methods In Section 3.2 Charging and Discharging methods (see below) there is a glaring error in the document, as it states direct contact discharge method is the only acceptable method to discharge a DUT In January of 2006, we contacted the lead standards person at AEC and he stated The CDM test required by the AEC should have referenced both discharge methods... with a preference of the non-contact discharge method 3.2 There are two acceptable methods of charging a DUT: Direct Charging and Field-induced Charging. Either method may be used to perform CDM ESD testing and must be recorded. While several methods exist for discharging a DUT, the direct contact discharge method is the only acceptable method to discharge a DUT for this test method. 6

AEC (Automotive Electronics Council) Standard Status AEC CDM Device Testing AEC Q100-011-Rev-B is the latest CDM document from the AEC Recently, the CDM committees contacted AEC to discuss their possible adoption of the ESDA/JEDEC standards Rather than simply adopting the ESDA/JEDEC standards, AEC indicated they would update their standard with the information we provided regarding the incorrect discharge method in addition to some other recommendations from the committee A new version of the standard is expected to be released shortly 7

References [1] ESD S5.3.1-2009 Electrostatic Discharge Sensitivity Testing - Charged Device Model (CDM) - Component Level [2] JEDEC JESD22-C101E Field Induced Charged-Device Model Test Method for the Electrostatic Discharge Withstand Thresholds of Microelectronic Components [3] AEC - Q100-011 Rev-B July 18, 2003, CHARGED DEVICE MODEL (CDM) ELECTROSTATIC DISCHARGE TEST 8

New Joint Standard Status Agust 2010 9

Joint ESDA/JEDEC Standards Status Joint ESDA/JEDEC CDM Device Testing A joint committee was formed in 2009, tasked with harmonizing and creating one standard, which would be recognized by both standard bodies. The joint committee is made up of members from both the ESDA and JEDEC work groups. This new standard will combine aspects of both standards, encompassing improvements that have been made in both documents over recent years, while also reviewing required changes for today and tomorrows test requirements. There are a number of issues confronting this combined work group: The overall non-repeatability of the air discharge method Waveform repeatability during testing Waveform verification issues with the non-repeatability Effects of the environment on the test results Based on a number of these issues, we ve made the following recommendations The spec should include a maximum humidity requirement Vacuum or mechanical means for keeping the device pressed against the charge plate to eliminate air gaps, which reduce the capacitance and hence the Ipeak should be added to the spec 10

Joint ESDA/JEDEC Standards Status Joint ESDA/JEDEC CDM Device Testing As you may know, there are a number of large differences between the ESDA and JEDEC standards. (See a complete list of the differences on page 5) JEDEC specifies a 15mil insulator on the charge plate ESDA does not JEDEC verification modules are coins ESDA uses FR4 with a gold pad as the coin Capacitance values are also different Waveform specifications are different, including the verification levels required Waveform measurement techniques, such as the bandwidth used to calibrate and verify the waveforms is different JEDEC states 1gig ESDA specifies 3gig for calibration and 1gig for verification Because of these differences, creating a single document is showing to be more difficult to achieve than say for combining the HBM document!! 11

Joint ESDA/JEDEC Standards Status Joint ESDA/JEDEC CDM Device Testing The committee has been working on a number of items to ensure the document encompasses the best of both documents, as well as some additional items that have been learned during this process Bandwidth experiments are on going, to ensure the proper calibration levels are selected for the document. Different bandwidth scopes are being reviewed and internal and external bandwidth limiters are being reviewed Waveform experiments have taken place, to make the proper selection of tester configuration, i.e. which charge plate setup and calibration modules to use. Presently leaning towards JEDEC setup. Experiments are on going, to determine whether a change in the current measurement scheme (1 ohm) would improve the measurement repeatability. One idea is to change the resistance value to dampen the waveform and allow easier waveform verification. At the present time, the committee is writing a preliminary document but there are still a number of items that need to be ironed out before it can move forward. We estimate that a new document is still 1-2 years away. 12

Joint ESDA/JEDEC Standards Status Requirement ESDA JEDEC Air Discharge Yes Yes Insulator Mylar <130 microns FR4 / 0.381mm Target Small FR4, 0.8mm, 4pF Metal 0.889 in diameter, 1.27mm thick, 6.8pF Target Large FR4, 0.8mm, 30pF Metal 2.54 in diameter, 1.27mm thick, 55pF Cal Levels 125, 250, 500, 1000, 1500, 2000V Small, 500 and 1000V Large 200 and 500V Current Probe Inductive current or coaxial 1Ω disk resistor resistor(1ω disk) Scope Bandwidth 1GHz and 3.5GHz 1GHz Numbers are 3.5GHZ 500V requirements 4pF 30pF 6.8pF 55pF Peak Current 7.5A 18A+/-20% 5.75A 11.5A+/-15% Rise Time < 200ps < 250ps < 400ps -- Pulse Width (FWHH) < 400ps < 700ps 1ns +/-0.5 -- Undershoot < 50% of Ip1 < 50% of Ip1 Overshoot < 25% of Ip1 < 25% of Ip1 Zaps per polarity 3 At least 1 13

References [1] White Paper 2: A Case for Lowering Component Level CDM ESD Specifications and Requirements, Industry Council on ESD Target Levels, Rev1 March 2009 14

15 Problems and Variables in CDM testing

Problems and Variables in CDM testing CDM testing has always been a difficult test to perform, due to the air discharge portion of the test method. The original Socketed CDM Method tried to address these issues but introduced other tester influences. The overall non-repeatability of the air discharge method causes Waveform repeatability during testing Waveform verification issues due to the non-repeatability Effects of the environment on the test results Issues in testing today s smaller pin pitch devices As device pin pitch continues to decrease, achieving discharges from required pins is becoming more difficult if not impossible Which pin is actually being discharged? As the requirement to test package less devices increases, it is apparent that the air discharge method is not feasible Smaller diameter or pointed pogo pin may be required, however these change the waveform performance 16

Problems and Variables in CDM testing With the release of the Industry Council White Paper 2 Rev 1 March 2009 [1], which recommends lowering the Component Level CDM ESD Specifications and Requirements to 250V, from 500V and then to 125V in 2015, the above issues become harder to overcome with the present test methodologies. As the stress levels decrease, the effects of humidity play an even greater role in the peak current seen during the discharge As the device pin spacing continues to degrees and more package less devices require testing, air discharge won t be usable These issues have led us to the development of our patented CDM2 test methodology. See the Thermo Scientific CDM2 presentations for additional information! 17

References [1] White Paper 2: A Case for Lowering Component Level CDM ESD Specifications and Requirements, Industry Council on ESD Target Levels, Rev1 March 2009 18

19 Orion2 CDM Tester

What is Orion2 CDM Tester? Orion2 is a new CDM Tester that addresses today's CDM Testing Issues repeatability and reproducibility An existing Orion CDM Tester can be upgraded to an Orion2! 20

Orion2 CDM Tester Features CDM2 Discharge Head Option configurable within minutes. Humidity Control monitors, controls and reports humidity in the chamber and ensures humidity is below a settable threshold before a test is allowed to run (user selectable). Very important for repeatable FICDM air discharges. Integrated Package Editor allows the user to enter any custom DUT package in minutes for any size or any shape DUT including off-grid pin-outs. Integrated Oscilloscope Interface to automatically record and store discharge events to verify the event occurred and to gather valuable information from device waveforms. Only a single (1) stress pulse/pin would be required if stress current waveform validated for each discharge. 21

Orion2 CDM Tester Features Faster mechanism (5X) for improved thruput. Improved mechanical resolution (125X from 1 mil to 0.008 mil = ±0.2 um) for tiny DUTs. Orion2 has tested 0.4 mm pitch devices and 90 um die pad spacing. Mechanism repeatability better than 25 um. Automatic alignment to off-angle DUT placement. Just teach 2 opposite DUT pins and go. Improved video resolution with zoom (100X) [Release date TBD] Faster Video camera updates (2X) to ease mechanical teach operation. Program different Voltage Stress levels by pin group in same Test Plan. 22

Orion2 CDM Tester Features Multiple languages supported by User Interface (English, French, German, Italian, Japanese, Chinese, Korean, etc). Configurable between ESDA, AEC, JEDEC, JEITA and new Thermo Scientific CDM2 method within minutes for maximum CDM Tester versatility. Upgradable from existing Orion CDM Testers to an Orion2 to provide all of the features above. 23

Orion2 CDM Tester Provides testing to all of today s Field Induced CDM standards Also provides a path for the future! Enclosed interlocked test chamber allows control of the testing environment (humidity) Windows based software provides flexibility for test creation and waveform verification using our integrated scope interface Highly accurate mechanism makes testing of high density devices and even wafers possible 24

Orion2 CDM Tester Dual High Resolution color cameras make device outline creation and alignment easy Large device test area allows testing of today s high pin count devices Vacuum and variable alignment plate allows testing of most devices without the need for special fixturing Discharge event detector helps ensure your testing is correct 25

Orion2 CDM Tester Meets all current versions of today s ESD specifications: ESD Association S5.3.1-2009 JEDEC C101-E AEC-Q100-011 JEITA- EIAJ ED-4701/001 Switching between configurations is quick and easy Also, ready for the next generation of CDM testing CDM2 A new method for repeatable, controlled CDM testing CDM2 is a new approach to CDM testing which eliminates FICDM testing issues such as air discharge and environmental impacts on waveform / testing integrity 26

Orion2 CDM Tester Transparent, antistatic, interlocked test area enclosure allows the test area to be flooded with nitrogen or dry air for improved test control Optional environmental control takes this a step further by monitoring and controlling the test chamber humidity level Testing can be automatically halted or prevented from starting should the chamber level move outside of user programmable levels Windows based software provides easy programming of device outlines and test plans: A list of standard package outlines is provided, however user defined package outlines can be saved for future use as well A new device creation feature makes user defined and created device outline creation easy 27

Orion2 CDM Tester Windows based software provides easy programming of device outlines and test plans: Test plan programming includes Selection of test configuration type (ESDA, JEDEC, AEC, JEITA, or CDM2) Test voltage level on a per pin basis +/- 25V to 2kV Number of ESD pulses Positive, negative or alternating polarity routines Single polarity or dual polarity (JEDEC) discharge methods Inclusion of discharge event detection Selection of waveform capture routine, which provides scope control and capture of discharge waveforms into a selected directory. Waveform data can also be included in your reports. Selection of optional humidity control 28

Orion2 CDM Tester High Resolution dual cameras are displayed on the computer monitor for ease of use during outline creation They can be left on during testing to visually verify pin alignment Mechanism provides high accuracy while also providing the testing speed you need X, Y and Z axis 0.2 μm resolution with <25 μm repeatability Large test plate allows testing of large devices 6.35 cm X 6.35 cm Test area Minimum pitch <400μm with a 254μm pogo pin surface diameter With CDM2 contact method, minimum pitch is <100μm, as a smaller pointed pogo can be used (not practical for FICDM) 29

Orion2 CDM Tester Testing is performed with the device dead-bug The system uses user supplied vacuum and a variable alignment plate to locate the device during testing. Vacuum ensures the correct test setup during testing This arrangement eliminates the need for costly fixturing Discharge event detector is used to confirm pins have been stressed and to allow retesting of missed pins Indicator flashes when event occurs Software records whether a discharge has occurred, allowing the user to retest missed pins 30

Orion2 CDM Tester Built in waveform monitor port Used for system waveform verification Monitor ESD pulse during actual testing 31

Orion2 CDM Tester Options Waveform Configurations Each Includes the following Pulse Head (Ground Plane) Charge Plate Verification Targets ESDA configuration JEDEC configuration AEC configuration JEITA configuration CDM2 (A new CDM test method) CDM2 configuration Includes Pulse Head Verification Targets High bandwidth coax cables Environmental Control ORI2 Environment Includes Humidity sensor Nitrogen control valve Environmental Control Software Calibration Accessories CAL Group Includes High bandwidth coax cables SMA / Coax adapter Attenuators 32

Current (A) Current (A) Orion2 Humidity Control 100 3GHz FICDM waveforms at 500V on ESDA 4 pf target 10% RH 60% RH Why control Humidity? FICDM Ipk drops 20% with rising humidity, especially at the lower voltage levels 33

Orion2 Humidity Control User Interface Monitors temperature and relative humidity Controls N2 flow or dry air 34

Orion2 Humidity Control Report Sample Report Includes RH and Temperature 35

Orion2 Package Editor User Interface Define package outline Define pin shape 36

Orion2 Package Editor User Interface Define # of rows and columns by sliders Define package dimensions 37

Orion2 Package Editor User Interface Select pins using mouse and click on Remove Selected Pins 38

Orion2 Package Editor User Interface Orange cross lines indicate pogo touch point. User-editable 39

Orion2 Package Editor User Interface For off-grid pins, Use Add Pin dialogue box 40

Orion2 Package Editor User Interface Continue to add pins individually or use the Pattern dialogue box 41

Orion2 Package Editor User Interface Click on Target List dialogue box to review the coordinates of each pin. This list can be exported and imported. 42

Orion2 Integrated Scope Interface Can record each discharge waveform (user-selectable). The waveforms can be saved locally or to a network drive. Connect Oscilloscopes using GPIB, RS-232 or USB. Uses VISA (Virtual Instrument Standard Architecture) and IVI (Interchangeable Virtual Instrument) technology for instrument interfaces. We can easily connect to most of the Oscilloscopes in the market today. 43

Orion2 Integrated Scope Interface Records Ip1 max and Ip2 min values for every discharge. Can zoom in and out. Records every waveform. Can zoom in and out. Stores every waveform. 44

CDM2 Discharge Head & Orion2 CDM Tester An existing Orion CDM Tester can be upgraded to an Orion2 to provide all of the features above! 45