Fifth International Workshop on Network on Chip Architectures

Similar documents
Best paper, 14th International Conference on Computer Systems and Technologies.

Performance Evaluation of 2D-Mesh, Ring, and Crossbar Interconnects for Chip Multi- Processors. NoCArc 09

Exploring the Scalability and Performance of Networks-on-Chip with Deflection Routing in 3D Many-core Architecture AWET YEMANE WELDEZION

INTERCONNECT-CENTRIC DESIGN FOR ADVANCED SOC AND NOC

Distributed Elastic Switch Architecture for efficient Networks-on-FPGAs

Call for Papers for Next-Generation Networking and Internet Symposium

RESEARCH STATEMENT CRISTINA SILVANO INDEX

Introduction to Exploration and Optimization of Multiprocessor Embedded Architectures based on Networks On-Chip

Design of a Dynamic Priority-Based Fast Path Architecture for On-Chip Interconnects*

A RDT-Based Interconnection Network for Scalable Network-on-Chip Designs

/DATE14/ c 2014 EDAA

Hardware Implementation of Improved Adaptive NoC Router with Flit Flow History based Load Balancing Selection Strategy

Recursive Partitioning Multicast: A Bandwidth-Efficient Routing for Networks-On-Chip

TRACKER: A Low Overhead Adaptive NoC Router with Load Balancing Selection Strategy

Extending Platform-Based Design to Network on Chip Systems

A Multi-Level Routing Scheme and Router Architecture to support Hierarchical Routing in Large Network on Chip Platforms

Optimizing Configuration and Application Mapping for MPSoC Architectures

In-network Monitoring and Control Policy for DVFS of CMP Networkson-Chip and Last Level Caches

A DoE/RSM-based Strategy for an Efficient Design Space Exploration targeted to CMPs

A CDMA Based Scalable Hierarchical Architecture for Network- On-Chip

Per-Packet Global Congestion Estimation for Fast Packet Delivery in Networks-on-Chip

Leveraging Torus Topology with Deadlock Recovery for Cost-Efficient On-Chip Network

A Low Latency Router Supporting Adaptivity for On-Chip Interconnects

Simulation and Evaluation for a Network on Chip Architecture Using Ns-2

Hyper Node Torus: A New Interconnection Network for High Speed Packet Processors

Mixed-Criticality: Integration of Different Models of Computation. University of Siegen, Roman Obermaisser

The University of Arizona Department of Electrical and Computer Engineering Term Paper (and Presentation) for ECE 569 Fall February 2006

Improving Router Efficiency in Network on Chip Triplet-Based Hierarchical Interconnection Network with Shared Buffer Design

Prof. Alex Yakovlev and Dr Fei Xia, School of EECE, Newcastle University

On-Chip Interconnection Networks Low-Power Interconnect

Load Balancing & DFS Primitives for Efficient Multicore Applications

Towards a Design Space Exploration Methodology for System-on-Chip

Real-time Processor Interconnection Network for FPGA-based Multiprocessor System-on-Chip (MPSoC)

Emerging Trends and The Role of Standards in Future Health Systems. Nation-wide Healthcare Standards Adoption: Working Groups and Localization

3D On-chip Data Center Networks Using Circuit Switches and Packet Switches

Workshop on Post-silicon Debug: Technologies, Methodologies, and Best Practices

Foreign Taxes Paid and Foreign Source Income INTECH Global Income Managed Volatility Fund

Design of a Feasible On-Chip Interconnection Network for a Chip Multiprocessor (CMP)

An Initiative towards Open Network-on-Chip Benchmarks

Next Generation High Speed Computing Using System-on-Chip (SoC) Technology

engin Business Plans Updated 14 th October 2010

CONTINUOUS scaling of CMOS technology makes it possible

AN820 APPLICATION NOTE INPUT/OUTPUT PROTECTION FOR AUTOMOTIVE COMPUTER

On-Chip Communications Network Report

From Bus and Crossbar to Network-On-Chip. Arteris S.A.

Computer Engineering: MS Program Overview, Fall 2013

Physical Synthesis of Bus Matrix for High Bandwidth Low Power On-chip Communications

CONSTRAINT RANDOM VERIFICATION OF NETWORK ROUTER FOR SYSTEM ON CHIP APPLICATION

Design and Implementation of an On-Chip timing based Permutation Network for Multiprocessor system on Chip

International Summer School on Embedded Systems

Analysis of Error Recovery Schemes for Networks-on-Chips

UC and SIP Trunking Luncheon. Sponsored by:

Multistage Interconnection Network for MPSoC: Performances study and prototyping on FPGA

NetFlow Feature Acceleration

SPEED-POWER EXPLORATION OF 2-D INTELLIGENCE NETWORK- ON-CHIP FOR MULTI-CLOCK MULTI-MICROCONTROLLER ON 28nm FPGA (Zynq-7000) DESIGN

AN1819 APPLICATION NOTE Bad Block Management in Single Level Cell NAND Flash Memories

skills mismatches & finding the right talent incl. quarterly mobility, confidence & job satisfaction

AN EFFICIENT DESIGN OF LATCHES FOR MULTI-CLOCK MULTI- MICROCONTROLLER SYSTEM ON CHIP FOR BUS SYNCHRONIZATION

AN438 APPLICATION NOTE SAFETY PRECAUTIONS FOR DEVELOPMENT TOOL TRIAC + MICROCONTROLLER

ASAP implementation approach for SAP ERP implementation has five major phases as shown in below picture. Fit and Gap Analysis (FGA) is very critical

2B1459 System-on-Chip Applications (5CU/7.5ECTS) Course Number for Graduate Students (2B5476, 4CU)

Application-Specific 3D Network-on-Chip Design Using Simulated Allocation

Airline Partner Award Redemption Structure

A Fault Tolerant Hierarchical Network on Chip Router Architecture

CISCO CONTENT SWITCHING MODULE SOFTWARE VERSION 4.1(1) FOR THE CISCO CATALYST 6500 SERIES SWITCH AND CISCO 7600 SERIES ROUTER

BT Connect Networks that think

USER S GUIDE. Country Career Guide and USA/Canada City Career Guide. Combined Premium Collection

CTC: an End-To-End Flow Control Protocol for Multi-Core Systems-on-Chip

AN EVENT-BASED NETWORK-ON-CHIP MONITORING SERVICE

Going Global Country Career Guide and USA/Canada City Career Guide Combined Premium Collection USER S GUIDE

Performance Evaluation of Multi-Core Multi-Cluster Architecture (MCMCA)

Managing Adaptability in Heterogeneous Architectures through Performance Monitoring and Prediction

OSR-Lite: Fast and Deadlock-Free NoC Reconfiguration Framework

Keysight M9485A PXIe Multiport Vector Network Analyzer. Configuration Guide

Going Global Country Career Guide and USA/Canada City Career Guide Combined Premium Collection USER S GUIDE

GARNET: A Detailed On-Chip Network Model inside a Full-System Simulator

MANDATORY PROVIDENT FUND SCHEMES AUTHORITY

HIPEAC Segregation of Subsystems with Different Criticalities on Networked Multi-Core Chips in the DREAMS Architecture

SERVICE OVERVIEW SERVICES CATALOGUE

The Role of Banks in Global Mergers and Acquisitions by James R. Barth, Triphon Phumiwasana, and Keven Yost *

Agilent N5970A Interactive Functional Test Software: Installation and Getting Started

Keysight Technologies Connecting Data Acquisition Systems to a Wireless Network

Asynchronous Bypass Channels

Reporting practices for domestic and total debt securities

[NUGENESIS SAMPLE MANAGEMENT ] AMPLE IMPROVING LAB EFFICIENCY, ANAGEMENT ACCELERATING BUSINESS DECISIONS. bigstock.com $69

Design and Implementation of an On-Chip Permutation Network for Multiprocessor System-On-Chip

Configuring DHCP for ShoreTel IP Phones

The value of accredited certification

HL7 AROUND THE WORLD

2013 IEEE 14th International Conference on High Performance Switching and Routing

Behaviour Analysis & Certification in Europe: Developments & Opportunities

AN2146 APPLICATION NOTE

Behaviour Analysis & Certification in Europe: Developments & Opportunities

CISCO METRO ETHERNET SERVICES AND SUPPORT

An Event-Based Monitoring Service for Networks on Chip

A 2-Slot Time-Division Multiplexing (TDM) Interconnect Network for Gigascale Integration (GSI)

Four Keys to Successful Multicore Optimization for Machine Vision. White Paper

Collaboration with industry and doctoral education at Politecnico di Milano

Solution Definition & Structuring. Solution Rollout Process. Implement Changes Rollout in team Business processes. IT Application Setup

Transcription:

Fifth International Workshop on Network on Chip Architectures December 1, 2012 Vancouver, BC, Canada NoCArc 2012 u Vancouver, BC, Canada u December 1, 2012 1

About NoCArc n Focus of the Workshop è Issues related to design, analysis and testing of on-chip networks n Areas of Interest è Performance analysis è Routing algorithms and router micro-architectures è Power and energy issues è Fault tolerance and reliability è Memory architectures è Design space exploration and tradeoff analysis è Validation, debug and test è Industrial case studies n Goal of the Workshop è To provide a forum for researchers to present and discuss innovative ideas and solutions related to design and implementation of multi-core systems on chip NoCArc 2012 u Vancouver, BC, Canada u December 1, 2012 2

Number of Publications Number of Publications in the NoC area (IEEE Xplorer) 1200 1000 800 600 400 200 0 2001 2002 2003 2004 2005 2006 2007 2008 2009 2010 2011 2012 Routing Packets not Wires, Dally and Towles, DAC 01 NoCArc 2012 u Vancouver, BC, Canada u December 1, 2012 3

Past Editions n n n n n NoCArc 2008, Lake Como, Italy NoCArc 2009, New York, New York, USA NoCArc 2010, Georgia, Atlanta, USA NoCArc 2011, Porto Alegre, Brazil NoCArc 2012, Vancouver, Canada NoCArc 2012 u Vancouver, BC, Canada u December 1, 2012 4

Submissions 30 25 20 15 10 Submissions Accepted 5 0 NoCArc'08 NoCArc'09 NoCArc'10 NoCArc'11 NoCArc'12 NoCArc 2012 u Vancouver, BC, Canada u December 1, 2012 5

Acceptance Rate 45,0% 40,0% 35,0% 30,0% 25,0% 20,0% 15,0% 10,0% 5,0% 0,0% NoCArc'08 NoCArc'09 NoCArc'10 NoCArc'11 NoCArc'12 NoCArc 2012 u Vancouver, BC, Canada u December 1, 2012 6

Countries 20 18 16 14 12 10 8 6 4 2 0 NoCArc'08 NoCArc'09 NoCArc'10 NoCArc'11 NoCArc'12 NoCArc 2012 u Vancouver, BC, Canada u December 1, 2012 7

Review n 22 submissions, 29 TPC members n Review assignment è Assignment based on reviewers' expertises plus slightly manual adjustment to balance the workload è Each paper was assigned to 4 TPC members n All papers received 4 reviews NoCArc 2012 u Vancouver, BC, Canada u December 1, 2012 8

Paper Selection n No face-to-face meeting for paper selection n Selection criteria è Based on the review scores (average, and average weighted by reviewer s confidence) ü Higher scored papers were accepted n Finally, 10 papers were accepted NoCArc 2012 u Vancouver, BC, Canada u December 1, 2012 9

Program n Sessions è 09:00 10.00 - Keynote Talk (Alex Yakovlev) è 10:30-12:10 - Session I ü Emerging Architectures & Technologies è 13:15-14:30 Session II ü 3D Design è 15:30-17:30 Session III ü Arbitration, Routing and Link Design NoCArc 2012 u Vancouver, BC, Canada u December 1, 2012 10

Journal Special Issue n IET Computer & Digital Techniques è Special Issue on Emerging On-Chip Networks and Architectures NoCArc 2012 u Vancouver, BC, Canada u December 1, 2012 11

Organizers and Program Committee n Organizers and TPC Chairs è Maurizio Palesi, Kore University, Italy è Terrence Mak, The Chinese University of Hong Kong n Technical Program Committee Paul Ampadu, University of Rochester, USA Federico Angiolini, inocs, Switzerland Giuseppe Ascia, University of Catania, Italy Davide Bertozzi, University of Ferrara, Italy Masoud Daneshtalab, University of Turku, Finland Giorgos Dimitrakopoulos, Univ. of Thrace, Greece Masoumeh Ebrahimi, University of Turku, Finland Natalie Enright Jerger, Univ. of Toronto, Canada José Flich Cardo, UPV, Spain Martti Forsell, VTT, Finland Yuho Jin, New Mexico State University, USA Shashi Kumar, Jönköping University, Sweden Zhonghai Lu, KTH, Sweden Radu Marculescu, CMU, USA Chrysostomos Nicopoulos, Univ. of Cyprus, Cyprus Juan Manuel Orduña Huertas, UPV, Spain Gianluca Palermo, Politecnico di Milano, Italy Partha P. Pande, Washington State University, USA Sudeep Pasricha, Colorado State University, USA Davide Patti, University of Catania, Italy Juha Plosila, University of Turku, Finland Umit Y. Ogras, Intel Corp., USA Amir-Mohammad Rahmani, Univ. of Turku, Finland Alberto Scandurra, STMicroelectronics, Italy Christof Teuscher, Portland State University, USA Xiaohang Wang, Zhejiang University, China Vittorio Zaccaria, Politecnico di Milano, Italy NoCArc 2012 u Vancouver, BC, Canada u December 1, 2012 12

Keynote Talk Developing Survival Instincts in Computing Systems Alex Yakovlev School of Electrical and Electronic Engineering Newcastle University Newcastle upon Tyne, UK alex.yakovlev@ncl.ac.uk NoCArc 2012 u Vancouver, BC, Canada u December 1, 2012 13

Session I (10.30 12.00) n Emerging Architectures & Technologies (Chair: Chrysostomos Nicopoulos) è 10.30 Network on Metachip Architectures (I. Hanninen, W. Buckhanan, G. Bernstein and M. Niemier) è 11.00 Surface Wave Communication Systems for Onchip and Off-Chip Interconnects (A. Karkar, T. Mak, A. Yakovlev, T. Kenneth and R. Aldujaily) è 11.30 A Structural Analysis of Evolved Complex Networks-on-Chip (H. Chung, A. P. Asnodkar and C. Teuscher) NoCArc 2012 u Vancouver, BC, Canada u December 1, 2012 14

Session II (13.30 15.00) n 3D Design (Chair: Jing-Jia Liou) è 13.30 Power Efficiency of Wavelength-Routed Optical NoC Topologies for Global Connectivity of 3D Multi- Core Processors (L. Ramini, D. Bertozzi) è 14.00 Deadlock-Free and Plane-Balanced Adaptive Routing for 3D Networks-on-Chip (N. Dahir, T. Mak, A. Yakovlev, R. AlDujaily and P. Missailidis) è 14.30 A High-Efficiency Low-Cost Heterogeneous 3D Network-on-Chip Design (T. C. Xu, P. Liljeberg, J. Plosila and H. Tenhunen) NoCArc 2012 u Vancouver, BC, Canada u December 1, 2012 15

Session III (15.30 17.00) n Arbitration, Routing & Link Design (Chair: Alex Yakovlev) è 15.30 Junction Based Routing: A Scalable Technique to Support Source Routing in Large NoC Platforms (S. Badri, R. Holsmark and S. Kumar) è 15.30 Position-Based Weighted Round-Robin Arbitration for Equality of Service in Many-Core Network-on-Chips (H. Park and K. Choi) è 16.00 Variability-Tolerant NoC Link Design (E. Kamel, M. El-Kharashi and M. Abuelyazeed) è 16.30 Low Power Flitwise Routing in an Unidirectional Torus with Minimal Buffering (J. Mische and T. Ungerer) NoCArc 2012 u Vancouver, BC, Canada u December 1, 2012 16