INTEGRATED CIRCUITS. 74LVC08A Quad 2-input AND gate. Product specification IC24 Data Handbook. 1997 Jun 30



Similar documents
4-bit binary full adder with fast carry CIN + (A1 + B1) + 2(A2 + B2) + 4(A3 + B3) + 8(A4 + B4) = = S1 + 2S2 + 4S3 + 8S4 + 16COUT

INTEGRATED CIRCUITS. 74F153 Dual 4-line to 1-line multiplexer. Product specification 1996 Jan 05 IC15 Data Handbook

74HC02; 74HCT General description. 2. Features and benefits. Ordering information. Quad 2-input NOR gate

3-input EXCLUSIVE-OR gate. The 74LVC1G386 provides a 3-input EXCLUSIVE-OR function.

74F257A Quad 2-line to 1-line selector/multiplexer, non-inverting (3-State)

HEF4011B. 1. General description. 2. Features and benefits. 3. Ordering information. 4. Functional diagram. Quad 2-input NAND gate

3-to-8 line decoder, demultiplexer with address latches

74HC377; 74HCT General description. 2. Features and benefits. 3. Ordering information

1-of-4 decoder/demultiplexer

74HCU General description. 2. Features and benefits. 3. Ordering information. Hex unbuffered inverter

The 74LVC1G11 provides a single 3-input AND gate.

74HC175; 74HCT175. Quad D-type flip-flop with reset; positive-edge trigger

74HC154; 74HCT to-16 line decoder/demultiplexer

74HC138; 74HCT to-8 line decoder/demultiplexer; inverting

74HC238; 74HCT to-8 line decoder/demultiplexer

HEF4021B. 1. General description. 2. Features and benefits. 3. Ordering information. 8-bit static shift register

74HC32; 74HCT General description. 2. Features and benefits. Quad 2-input OR gate

MM74HC14 Hex Inverting Schmitt Trigger

74HC107; 74HCT107. Dual JK flip-flop with reset; negative-edge trigger

74HC165; 74HCT bit parallel-in/serial out shift register

INTEGRATED CIRCUITS. 74F74 Dual D-type flip-flop. Product specification Supercedes data of 1990 Oct 23 IC15 Data Handbook.

8-bit binary counter with output register; 3-state

74HC4040; 74HCT stage binary ripple counter

Quad 2-input NAND Schmitt trigger

74HC2G02; 74HCT2G General description. 2. Features and benefits. 3. Ordering information. Dual 2-input NOR gate

74HC123; 74HCT123. Dual retriggerable monostable multivibrator with reset

74HC393; 74HCT393. Dual 4-bit binary ripple counter

74HC574; 74HCT574. Octal D-type flip-flop; positive edge-trigger; 3-state

74HC595; 74HCT General description. 2. Features and benefits. 3. Applications

MM74HC174 Hex D-Type Flip-Flops with Clear

MM74HC273 Octal D-Type Flip-Flops with Clear

INTEGRATED CIRCUITS. NE558 Quad timer. Product data Supersedes data of 2001 Aug Feb 14

HEF4013B. 1. General description. 2. Features and benefits. 3. Applications. 4. Ordering information. Dual D-type flip-flop

Triple single-pole double-throw analog switch

Hex buffer with open-drain outputs

Low-power configurable multiple function gate

74F168*, 74F169 4-bit up/down binary synchronous counter

74HC573; 74HCT General description. 2. Features and benefits. Octal D-type transparent latch; 3-state

The 74LVC1G04 provides one inverting buffer.

MM74HCT373 MM74HCT374 3-STATE Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop

8-channel analog multiplexer/demultiplexer

8-bit synchronous binary down counter

74HC74; 74HCT General description. 2. Features and benefits. 3. Ordering information

74HC595; 74HCT General description. 2. Features and benefits. 3. Applications

14-stage ripple-carry binary counter/divider and oscillator

74HC4067; 74HCT channel analog multiplexer/demultiplexer

74AC139 74ACT139 Dual 1-of-4 Decoder/Demultiplexer

74HC4066; 74HCT4066. Quad single-pole single-throw analog switch

High-Speed, Low r ON, SPST Analog Switch (1-Bit Bus Switch)

DG2302. High-Speed, Low r ON, SPST Analog Switch. Vishay Siliconix. (1-Bit Bus Switch with Level-Shifter) RoHS* COMPLIANT DESCRIPTION FEATURES

74ALVC bit dual supply translating transceiver; 3-state. This device can be used as two 8-bit transceivers or one 16-bit transceiver.

74AUP1G General description. 2. Features and benefits. Low-power D-type flip-flop with set and reset; positive-edge trigger

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

Bus buffer/line driver; 3-state

Low-power D-type flip-flop; positive-edge trigger; 3-state

CD4043BC CD4044BC Quad 3-STATE NOR R/S Latches Quad 3-STATE NAND R/S Latches

CD4001BC/CD4011BC Quad 2-Input NOR Buffered B Series Gate Quad 2-Input NAND Buffered B Series Gate

74AC138 74ACT138 1-of-8 Decoder/Demultiplexer

MM74C150 MM82C19 16-Line to 1-Line Multiplexer 3-STATE 16-Line to 1-Line Multiplexer

MM74HC4538 Dual Retriggerable Monostable Multivibrator

74AC191 Up/Down Counter with Preset and Ripple Clock

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

Buffer with open-drain output. The 74LVC1G07 provides the non-inverting buffer.

HCF4001B QUAD 2-INPUT NOR GATE

HCF4081B QUAD 2 INPUT AND GATE

74HC4051; 74HCT channel analog multiplexer/demultiplexer

DM7474 Dual Positive-Edge-Triggered D-Type Flip-Flops with Preset, Clear and Complementary Outputs

CD4013BC Dual D-Type Flip-Flop

HCC/HCF4032B HCC/HCF4038B

DATA SHEET. BST50; BST51; BST52 NPN Darlington transistors DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 2001 Feb 20.

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

74VHC574 Octal D-Type Flip-Flop with 3-STATE Outputs

CD40174BC CD40175BC Hex D-Type Flip-Flop Quad D-Type Flip-Flop

DATA SHEET. BC875; BC879 NPN Darlington transistors DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 1999 May 28.

MOSFET N-channel enhancement switching transistor IMPORTANT NOTICE. use

.LOW POWER DISSIPATION .HIGH NOISE IMMUNITY M74HC154 4 TO 16 LINE DECODER/DEMULTIPLEXER. HIGH SPEED tpd = 15 ns (TYP.) at VCC =5V

HCF4010B HEX BUFFER/CONVERTER (NON INVERTING)

DM74LS00 Quad 2-Input NAND Gate

HCF4070B QUAD EXCLUSIVE OR GATE

How To Control A Power Supply On A Powerline With A.F.F Amplifier

MC14008B. 4-Bit Full Adder

DISCRETE SEMICONDUCTORS DATA SHEET

MM74C150 MM82C19 16-Line to 1-Line Multiplexer 3-STATE 16-Line to 1-Line Multiplexer

Obsolete Product(s) - Obsolete Product(s)

CD4001BC/CD4011BC Quad 2-Input NOR Buffered B Series Gate Quad 2-Input NAND Buffered B Series Gate

CD4027BC Dual J-K Master/Slave Flip-Flop with Set and Reset

DATA SHEET. MMBT3904 NPN switching transistor DISCRETE SEMICONDUCTORS. Product data sheet Supersedes data of 2002 Oct Feb 03.

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

HEF4013B. 1. General description. 2. Features and benefits. 3. Applications. 4. Ordering information. Dual D-type flip-flop

HCF4056B BCD TO 7 SEGMENT DECODER /DRIVER WITH STROBED LATCH FUNCTION

40 V, 200 ma NPN switching transistor

MC14001B Series. B Suffix Series CMOS Gates MC14001B, MC14011B, MC14023B, MC14025B, MC14071B, MC14073B, MC14081B, MC14082B

74F74 Dual D-Type Positive Edge-Triggered Flip-Flop

MADR TR. Single Driver for GaAs FET or PIN Diode Switches and Attenuators Rev. V1. Functional Schematic. Features.

HCF4028B BCD TO DECIMAL DECODER

N-channel enhancement mode TrenchMOS transistor

DM74LS191 Synchronous 4-Bit Up/Down Counter with Mode Control

DATA SHEET. HEF40374B MSI Octal D-type flip-flop with 3-state outputs. For a complete data sheet, please also download: INTEGRATED CIRCUITS

Transcription:

INTEGRATED CIRCUITS IC24 Data Handbook 1997 Jun 30

FEATURES Wide supply voltage range of 1.2 V to 3.6 V In accordance with JEDEC standard no. 8-1A Inputs accept voltages up to 5.5 V CMOS low power consumption Direct interface with TTL levels DESCRIPTION The is a high-performance, low-power, low-voltage, Si-gate CMOS device and superior to most advanced CMOS compatible TTL families. Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of these devices as translators in a mixed 3.3 V/5 V environment. The provides the 2-input AND function. QUICK REFERENCE DATA GND = 0 V; T amb = 25 C; t r = t f 2.5 ns SYMBOL PARAMETER CONDITIONS TYPICAL UNIT t PHL /t PLH Propagation delay na, nb to ny C L = 50 pf; V CC = 3.3 V 2.6 ns C I Input capacitance 5.0 pf C PD Power dissipation capacitance per gate Notes 1 and 2 28 pf NOTES: 1. C PD is used to determine the dynamic power dissipation (P D in µw) P D = C PD V 2 CC f i (C L V 2 CC f o ) where: f i = input frequency in MHz; C L = output load capacity in pf; f o = output frequency in MHz; V CC = supply voltage in V; (C L V 2 CC f o ) = sum of the outputs. 2. The condition is V I = GND to V CC. ORDERING INFORMATION PACKAGES TEMPERATURE RANGE OUTSIDE NORTH AMERICA NORTH AMERICA DWG NUMBER 14-Pin Plastic SO 40 C to +85 C D D SOT108-1 14-Pin Plastic SSOP Type II 40 C to +85 C DB DB SOT337-1 14-Pin Plastic TSSOP Type I 40 C to +85 C PW PW DH SOT402-1 PIN CONFIGURATION LOGIC SYMBOL 1A 1B 1Y 1 2 3 14 13 12 V CC 4B 4A 1 2 4 5 1A 1B 2A 2B 1Y 2Y 3 6 2A 2B 4 5 11 10 4Y 3B 9 10 3A 3B 3Y 8 2Y GND 6 7 9 8 3A 3Y 12 13 4A 4B 4Y 11 SY00034 SV00435 PIN DESCRIPTION PIN NUMBER SYMBOL NAME AND FUNCTION 1, 4, 9, 12 1A 4A 2, 5, 10, 13 1B 4B Data inputs 3, 6, 8, 11 1Y 4Y Data outputs 7 GND Ground (0 V) 14 V CC Positive supply voltage 1997 Jun 30 2 853-1996 18167

LOGIC SYMBOL (IEEE/IEC) LOGIC DIAGRAM (ONE GATE) 1 2 & 3 A Y 4 5 & 6 B SV00415 9 10 & 8 FUNCTION TABLE 12 13 & 11 INPUTS OUTPUTS na nb ny SV00436 L L L L H L H L L H H H NOTES: H = HIGH voltage level L = LOW voltage level RECOMMENDED OPERATING CONDITIONS SYMBOL PARAMETER CONDITIONS MIN LIMITS V CC DC supply voltage (for max. speed performance) 2.7 3.6 V V CC DC supply voltage (for low-voltage applications) 1.2 3.6 V V I DC input voltage range 0 5.5 V V O DC output voltage range; output HIGH or LOW state 0 V CC V T amb Operating ambient temperature range in free-air 40 +85 C t r, t f Input rise and fall times V CC = 1.2 to 2.7V V CC = 2.7 to 3.6V ABSOLUTE MAXIMUM RATINGS 1 In accordance with the Absolute Maximum Rating System (IEC 134). Voltages are referenced to GND (ground = 0V). SYMBOL PARAMETER CONDITIONS RATING UNIT V CC DC supply voltage 0.5 to +6.5 V I IK DC input diode current V I 0 50 ma V I DC input voltage Note 2 0.5 to +6.5 V I OK DC output diode current V O V CC or V O 0 50 ma V O DC output voltage; output HIGH or LOW state Note 2 0.5 to V CC +0.5 V I O DC output source or sink current V O = 0 to V CC 50 ma I GND, I CC DC V CC or GND current 100 ma T stg Storage temperature range 65 to +150 C Power dissipation per package P TOT plastic mini-pack (SO) above +70 C derate linearly with 8 mw/k 500 mw plastic shrink mini-pack (SSOP and TSSOP) above +60 C derate linearly with 5.5 mw/k 500 NOTES: 1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. 2. The input and output voltage ratings may be exceeded if the input and output current ratings are observed. 0 0 MAX 20 10 UNIT ns/v 1997 Jun 30 3

DC CHARACTERISTICS Over recommended operating conditions. Voltages are referenced to GND (ground = 0V). LIMITS SYMBOL PARAMETER TEST CONDITIONS Temp = -40 C to +85 C UNIT MIN TYP 1 MAX V IH V IL HIGH level Input voltage LOW level Input voltage V CC = 1.2V V CC V CC = 2.7 to 3.6V 2.0 V V CC = 1.2V GND V CC = 2.7 to 3.6V 0.8 V V CC = 2.7V; V I = V IH or V IL ; I O = 12mA V CC 0.5 V OH HIGH level output voltage V CC = 3.0V; V I = V IH or V IL ; I O = 100µA V CC 0.2 V CC V V CC = 3.0V; V I = V IH or V IL; I O = 18mA V CC 0.6 V CC = 3.0V; V I = V IH or V IL; I O = 24mA V CC 0.8 V CC = 2.7V; V I = V IH or V IL ; I O = 12mA 0.40 V OL LOW level output voltage V CC = 3.0V; V I = V IH or V IL ; I O = 100µA 0.20 V V CC = 3.0V; V I = V IH or V IL; I O = 24mA 0.55 I I Input leakage current V CC =36V; 3.6V; V I = 5.5V 5V or GND 0.11 5 µa I CC Quiescent supply current V CC = 3.6V; V I = V CC or GND; I O = 0 0.1 10 µa I CC Additional quiescent supply current per input pin NOTE: 1. All typical values are at V CC = 3.3V and T amb = 25 C. AC CHARACTERISTICS GND = 0 V; t r = t f 2.5 ns; C L = 50 pf V CC = 2.7V to 3.6V; V I = V CC 0.6V; I O = 0 5 500 µa LIMITS SYMBOL PARAMETER WAVEFORM V CC = 3.3V ±0.3V V CC = 2.7V V CC = 1.2V UNIT t PHL / t PLH Propagation delay na, nb to ny NOTE: 1. These typical values are at V CC = 3.3V and T amb = 25 C. MIN TYP 1 MAX MIN TYP MAX TYP 1, 2 1.5 2.6 5.1 1.5 3.0 6.1 16 ns AC WAVEFORMS V M = 1.5 V at V CC 2.7 V V M = 0.5 V CC at V CC < 2.7 V V OL and V OH are the typical output voltage drop that occur with the output load. V l na, nb INPUT GND V M TEST CIRCUIT PULSE GENERATOR V I R T V CC D.U.T. V O C L 50pF S 1 500Ω 500Ω 2 V CC Open GND t PHL t PLH V OH ny OUTPUT V OL V M SV00414 V CC V I 2.7V V CC 2.7V 3.6V 2.7V Test S 1 t PLH /t PHL Open Waveform 1. Input (na, nb) to output (ny) propagation delays. SY00077 Waveform 2. Load circuitry for switching times. 1997 Jun 30 4

SO14: plastic small outline package; 14 leads; body width 3.9 mm SOT108-1 1997 Jun 30 5

SSOP14: plastic shrink small outline package; 14 leads; body width 5.3 mm SOT337-1 1997 Jun 30 6

TSSOP14: plastic thin shrink small outline package; 14 leads; body width 4.4 mm SOT402-1 1997 Jun 30 7

DEFINITIONS Data Sheet Identification Product Status Definition Objective Specification Preliminary Specification Product Specification Formative or in Design Preproduction Product Full Production This data sheet contains the design target or goal specifications for product development. Specifications may change in any manner without notice. This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product. This data sheet contains Final Specifications. Philips Semiconductors reserves the right to make changes at any time without notice, in order to improve design and supply the best possible product. Philips Semiconductors and Philips Electronics North America Corporation reserve the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified. Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. LIFE SUPPORT APPLICATIONS Philips Semiconductors and Philips Electronics North America Corporation Products are not designed for use in life support appliances, devices, or systems where malfunction of a Philips Semiconductors and Philips Electronics North America Corporation Product can reasonably be expected to result in a personal injury. Philips Semiconductors and Philips Electronics North America Corporation customers using or selling Philips Semiconductors and Philips Electronics North America Corporation Products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors and Philips Electronics North America Corporation for any damages resulting from such improper use or sale. Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088 3409 Telephone 800-234-7381 Copyright Philips Electronics North America Corporation 1997 All rights reserved. Printed in U.S.A. print code Date of release: 05-96 Document order number: 9397-750-04481 1997 Jun 30 8

This datasheet has been download from: www.datasheetcatalog.com Datasheets for electronics components.