------------------------- BEGINNING OF RESUME ---------------------------- ALI DASDAN



Similar documents
Resume of Hanan H. Elazhary

Online Content Optimization Using Hadoop. Jyoti Ahuja Dec

Architectures and Platforms

Oracle Real Time Decisions

Cloud Computing and Advanced Relationship Analytics

Doctor of Philosophy in Systems Engineering

A bachelor of science degree in electrical engineering with a cumulative undergraduate GPA of at least 3.0 on a 4.0 scale

Eingebettete Systeme. 4: Entwurfsmethodik, HW/SW Co-Design. Technische Informatik T T T

MEng, BSc Applied Computer Science

Bachelor Degree in Informatics Engineering Master courses

Continental Automotive Romania - Research & Development Career Perspectives for Students & Fresh Graduates

High-Level Synthesis for FPGA Designs

MEng, BSc Computer Science with Artificial Intelligence

2. What are your learning objectives or outcomes associated with each student learning goal?

The University of Jordan

MAJORS: Computer Engineering, Computer Science, Electrical Engineering

Senior Business Intelligence/Engineering Analyst

The 4 Pillars of Technosoft s Big Data Practice

Agenda. Michele Taliercio, Il circuito Integrato, Novembre 2001

How To Design A Chip Layout

SECOND YEAR. Major Subject 3 Thesis (EE 300) 3 Thesis (EE 300) 3 TOTAL 3 TOTAL 6. MASTER OF ENGINEERING IN ELECTRICAL ENGINEERING (MEng EE) FIRST YEAR

Graduate Co-op Students Information Manual. Department of Computer Science. Faculty of Science. University of Regina

Bob Boothe. Education. Research Interests. Teaching Experience

Parallel Computing: Strategies and Implications. Dori Exterman CTO IncrediBuild.

Eastern Washington University Department of Computer Science. Questionnaire for Prospective Masters in Computer Science Students

Microprocessor Design Center (MMDC). Initially, I started in the Cache/RF team doing VLSI design, but a

A Framework for Automatic Generation of Configuration Files for a Custom Hardware/Software RTOS

Page 1 of 5. (Modules, Subjects) SENG DSYS PSYS KMS ADB INS IAT

Master of Science (M.S.), Major in Software Engineering

LONG BEACH CITY COLLEGE MEMORANDUM

Accelerating Hadoop MapReduce Using an In-Memory Data Grid

TIMING-DRIVEN PHYSICAL DESIGN FOR DIGITAL SYNCHRONOUS VLSI CIRCUITS USING RESONANT CLOCKING

Study Plan Masters of Science in Computer Engineering and Networks (Thesis Track)

Master Specialization in Digital Design: Design and Programming of Embedded Systems

Intinno: A Web Integrated Digital Library and Learning Content Management System

Load and Performance Load Testing. RadView Software October

POSITION SPECIFICATION ENTERPRISE ARCHITECT UK&I

Master Specialization in Knowledge Engineering

Computer Engineering: Incoming MS Student Orientation Requirements & Course Overview

Custom Software Development Approach

How In-Memory Data Grids Can Analyze Fast-Changing Data in Real Time

Introducing Performance Engineering by means of Tools and Practical Exercises

A Near Real-Time Personalization for ecommerce Platform Amit Rustagi

Erik Jonsson School of Engineering and Computer Science

MASTER OF SCIENCE IN Computing & Data Analytics. (M.Sc. CDA)

Lab Management, Device Provisioning and Test Automation Software

Master Degree Program in Computer Science (CS)

REGULATIONS FOR THE DEGREE OF MASTER OF SCIENCE IN COMPUTER SCIENCE (MSc[CompSc])

REGULATIONS FOR THE DEGREE OF MASTER OF SCIENCE IN COMPUTER SCIENCE (MSc[CompSc])

How To Get A Computer Science Degree At Appalachian State

SOFTWARE TESTING TRAINING COURSES CONTENTS

Department of Computer Science

Abdullah Mohammed Abdullah Khamis

Using an In-Memory Data Grid for Near Real-Time Data Analysis

Curriculum for a Master s Degree in ECE with focus on Mixed Signal SOC Design

Real-time Big Data Analytics with Storm

Violin Symphony Abstract

Computer Engineering

Other Required Courses (14-18 hours)

2015 Analyst and Advisor Summit. Advanced Data Analytics Dr. Rod Fontecilla Vice President, Application Services, Chief Data Scientist

How To Build A Cloud Computer

DEPARTMENT OF COMPUTER SCIENCE

BSc in Computer Engineering, University of Cyprus

Assessment for Master s Degree Program Fall Spring 2011 Computer Science Dept. Texas A&M University - Commerce

Design Cycle for Microprocessors

Curriculum Vitae Ruben Sipos

Architectural patterns for building real time applications with Apache HBase. Andrew Purtell Committer and PMC, Apache HBase

Zukang Shen Home Address: Work: Kindred Lane Cell:

Department of Computer Science

A Brief Introduction to Apache Tez

The Emerging Trends in Electrical and Computer Engineering

The Complete Performance Solution for Microsoft SQL Server

System-on. on-chip Design Flow. Prof. Jouni Tomberg Tampere University of Technology Institute of Digital and Computer Systems.

Computer Science. Requirements for the Major (updated 11/13/03)

Digital Systems Design! Lecture 1 - Introduction!!

Adina Crainiceanu. Ph.D. in Computer Science, Cornell University, Ithaca, NY May 2006 Thesis Title: Answering Complex Queries in Peer-to-Peer Systems

Testing & Verification of Digital Circuits ECE/CS 5745/6745. Hardware Verification using Symbolic Computation

Investigating Hadoop for Large Spatiotemporal Processing Tasks

Masters in Information Technology

Online Computer Science Degree Programs. Bachelor s and Associate s Degree Programs for Computer Science

Erik Jonsson School of Engineering and Computer Science Interdisciplinary Programs

ESE566 REPORT3. Design Methodologies for Core-based System-on-Chip HUA TANG OVIDIU CARNU

Parallel Computing. Benson Muite. benson.

Best Practices for Verification, Validation, and Test in Model- Based Design

From the Monolith to Microservices: Evolving Your Architecture to Scale. Randy linkedin.com/in/randyshoup

REGULATIONS FOR THE DEGREE OF MASTER OF SCIENCE IN COMPUTER SCIENCE (MSc[CompSc])

DataStax Enterprise, powered by Apache Cassandra (TM)

Master of Science in Software Engineering Student Guide

Accelerating Time to Market:

Lynx Design System Delivering Higher Productivity and Predictability in IC Design

Informatica and the Vibe Virtual Data Machine

WHITE PAPER. Harnessing the Power of Advanced Analytics How an appliance approach simplifies the use of advanced analytics

on-chip and Embedded Software Perspectives and Needs

Transcription:

------------------------- BEGINNING OF RESUME ---------------------------- ALI DASDAN E-mail: myfirstname_mylastname at yahoo dot com WWW: http://www.dasdan.net/ali/ (please check out for details) LinkedIn: http://www.linkedin.com/pub/dir/ali/dasdan ++ OBJECTIVE Leadership position where I will have the opportunity to show my many years of leadership, research, and development experience to benefit the team and the company. ++ SUMMARY o Successfully worked in many roles (architect, tech lead, manager, director, researcher, engineer, mentor, coder, project manager, process manager). Always hands-on. o Strong and very quick at generating innovative ideas & patents in different areas (areas of chip design to web search to search advertising to distributed computing to e-commerce to social shopping to image processing). Produced innovative and production solutions (released to customers) on many challenging problems in different areas. Have more than 750 research citations (per Google Scholar). o Highly motivated and enthusiastic driver. Very good mentor (from peer reviews and performance of those mentored). Very successful in hiring and keep the team together. o Took part or led many first-time product releases under aggressive schedule and resource constraints: A new language and simulator for chip design, a test ASIC, a new statistical timing tool, vertical shopping experiences in fashion and vehicle parts, query rewriting dictionaries. o Built up and managed the data team of Yahoo! Web Search, focusing on all things data with white-box metrics, analysis, development, and algorithms. o Brought many improvements to EBay engineering processes: new hiring process, technical blog, poster sessions, engineering time allocation analysis, detailed study of end-to-end development, etc. Also managing the hiring process for all engineering hires. This process is internally credited with improving the quality of our hires significanly. ++ RESEARCH AND DEVELOPMENT EXPERIENCE + Jan 2011-Present Director of Engineering, EBay, San Jose, CA, USA o Managing the search and discovery team with 85+ engineers and 5 managers with overall responsibility for all search, item and product view, product-based experience, search engine optimization (SEO), reviews and guides, and the supporting internal and external services and APIs.

+ Sep 2010-Dec 2010 Director of Research and Engineering, EBay, San Jose, CA, USA o Managed a team of 17+ researchers, engineers, and managers for applied research and engineering on search query processing (end-to-end system), image processing (image similarity, image quality, query by image, etc.), and merchandising (recommendation systems, etc.). Within a very short time, created roadmaps for all three areas, and launched the largest query rewriting dictionaries (10x larger than the previous) and the 2nd release of image similarity. We also rewrote most of the next generation recommendation engine. This team is one of the top users of ebay s Hadoop resources. + Dec 2009-Sep 2010 Director of Engineering, EBay, San Jose, CA, USA o Managed the verticals team of 35+ engineers, 2 managers, and a technical lead, located in USA and China. We have successfully launched the two first releases of fashion (or clothing, shoes, and accessories at fashion.ebay.com) and the first release of motors parts & accessories (at parts.motors.ebay.com) verticals. We are also responsible for ebay daily deals (deals.ebay.com) and fashionvault (fashionvault.ebay.com), and launched multiple releases of each. For all verticals and deals property, we are also responsible for their production support. o Proposed a new social shopping strategy for ebay, interfacing a social graph site and an e-commerce site. Deployed the first use of Facebook s new open graph plugins at ebay. o Successfully cooperating with many stakeholders: executive, business, product management, user experience design & research, platform services, architecture, testing, operations, tracking, and analytics. o Significantly improved and currently managing the hiring process for all of the buying experience organization (almost half of ebay). Created and ran a quarterly technical poster session to improve communication and sharing between all teams in the organization. o Proposed a new vision for ebay and Paypal. Presented it to the CTO and many of the top leaders of the company. Got strongly positive feedback for the innovative ideas in the proposed vision. o Grew the team by 50% within 6 months. + Jan 2006-Dec 2009 Director of Engineering, Web Search, Yahoo! Inc., Santa Clara, CA, USA o Built and managed a talented team of engineers for white-box metrics and monitoring, data / system analysis and debugging, algorithm / system development, and innovation in search and other areas. o We analyzed web search systems (crawlers, web graphs, indexers, search and proxy tiers, etc), web search data (discovered and crawled content, hierarchical web graphs, indexed content, system logs, user click / view / visit logs, etc) and the trends on the web (static vs dynamic content trends, sitemaps / robots.txt usage, user tags, etc). o We used techniques from distributed systems on the grid (via Hadoop and Pig), data mining, machine learning, web search technology, performance analysis, metrics, statistics, and more. We

created automated monitoring and debugging infrastructure for web search pipeline. We implemented and monitored the metrics we designed. o We deployed the first production system on Hadoop in the summer of 2006, which was for analyzing crawler logs for problems. We performed the first analysis of Yahoo! social bookmarking data, Yahoo! toolbar logs, and Yahoo! property (finance) logs. + 2002-Dec 2005 Senior Staff R\&D Engineer, PrimeTime Static Timing Analysis (STA), Synopsys, Inc., Mountain View, CA, USA o PrimeTime is a market leading STA sign-off tool [www.synopsys.com/products/products.html]. Sign-off means a customer will not send a chip for fabrication unless the chip passes PrimeTime s checks. PrimeTime is a very large software (millions of lines of C code) and maintained by a large group. It has two major releases per year. All my implementations (mentioned below) are in PrimeTime and have been used by many customers. o (Statistical STA) Led a team for the research, architecture, and implementation of the Statistical STA product in Synopsys. Wrote most of the code. Represented Synopsys at (inter)national customer sites. Led a team for initial research and feasibility of the product idea. Released the product as PrimeTime VX (currently the market-leading statistical STA solution at top chip companies). o (Variation-aware library) Proposed and implemented a general and scalable solution to modeling process variations in cell timing libraries and characterizing such libraries (in Perl). This proposal is one of the two fundamental requirements for statistical STA. o (Variation-aware parasitics) Proposed a solution to parameterize parasitics. It will be implemented in the market leading parasitics extraction tool Star-RCXT of Synopsys. Using parameterized parasitics, proposed a solution for the metal mismatch problem (a tough problem that has caused some chip failures). Also using it, proposed and will implement a solution to enable statistical STA. This proposal is one of the two fundamental requirements for statistical STA. o (Advanced on-chip variation) Proposed and implemented a solution to improve on-chip variation analysis with location and dependence information. o (Interdependent setup/hold times) Proposed and will implement the first solution in a STA tool. The solution is a very effective and simple way of eliminating optimism and reducing pessimism in STA. o (Inverted temperature dependence) Initiated the research of and proposed algorithms for the inverted temperature dependence and its impact in STA. This dependence is very important for some of our customers but not well-known in the digital community. Will implement the algorithms as the first solution in a STA tool. o (Cyclic graphs and circuits) Developed, implemented, and published an algorithm for the problem of computing longest simple paths in cyclic combinational tools (an NP-hard problem). This algorithm is the basis for the dynamic loop breaking mode of PrimeTime. o (Interacting clocks, number theory) Developed a mathematical sound solution for computing the least common multiple of floating-point clock periods and expanding clock waveforms. Implemented the solution in a module that is shared by three major commercial tools of Synopsys.

o (Timing graph propagation) Led a small team for the re-architecture and implementation of the fundamental propagation module (delay/slew calculation and binding module). Generalized the propagation from arc based to stage based. Reduced the incoming rate of bugs to almost zero. o (Consistency checking) Designed and implemented a highly successful infrastructure for software consistency checking (a novel concept in software engineering). It helped find 100s of bugs hidden from a very comprehensive regression test suite. It is now a mandatory requirement for all internal re-architecture and module refinement projects. + 1999-2002 Member of Technical Staff, Synopsys Research, Mountain View, CA, USA o (DFM: Design for manufacturability) Performed an in-depth study of the opportunities and produced an influential internal report. o (Low power design) Proposed and implemented algorithms for synthesis with multiple supply and threshold voltages. o (Chip design) Designed and taped out the ATG-SI chip in a 4-person team. Synthesized five blocks from RTL to tape-out for leakage power and performance experiments (www.synopsys.com/news/announce/press2002/umc_pr.html). o (SystemC: [www.systemc.org]) Designed and implemented high-performance arbitrary precision arithmetic data types (in C++, 24K lines). Contributed to the design of the other arithmetic and logical types. Also contributed to the VSIA System-Level Design (SLD) Data Types standardization effort [www.vsi.org]. A member of a 5-person team that made the first release. o (SystemC Compiler: C/C++ based behavioral and register transfer level synthesis) Designed and implemented main optimization (loop unrolling) and translation (to VHDL and Verilog) passes (in C, 10K lines). Documented and presented the infrastructure in significant detail. A member of the team that made the first release. o (Performance analysis of discrete event systems) Performed the first theoretical and experimental work on all cycle period algorithms (in C++, 17K lines). Also proposed an improved cycle period algorithm. These algorithms are fundamental to the performance analysis of cyclic (discrete-event) systems. o (Constraint satisfaction) Proposed and implemented the first strongly polynomial-time algorithm for resolving temporal and spatial difference constraint violations. This algorithm has fundamental applications in scheduling, constraint satisfaction, real-time and multimedia systems, and layout compaction. o (Web page design) Proposed, designed, and implemented the Synopsys Research s original internal web site (in Perl, 4K lines). + 1997-1999 Visiting Scholar, The Center for Embedded Computer Systems, University of California, Irvine, CA, USA + 1996-1999 Teaching and Research Assistant, University of Illinois at Urbana-Champaign, IL, USA o (PhD work: Performance analysis of embedded systems) Proposed a timing-driven hardware / software codesign methodology for the

design and validation of embedded real-time systems. It enables the automatic derivation and validation of both throughput (rate) and latency constraints. Implemented it in a tool called RADHA-RATAN (in C++, 10K lines). o (Reconfigurable computer architecture) Proposed ways of using reconfigurability for efficient memory hierarchy management for the MORPH project. Implemented a cache simulator using MINT for evaluation. + 1997,1998 Summer Intern, Conexant, Newport Beach, CA, USA o (Hardware/software co-validation) Evaluated Mentor Graphics Seamless Co-Verification Environment (Seamless CVE) for the company. Provided the key criteria for the purchase and deployment decision. o (PhD work: Performance analysis of embedded systems) Designed and implemented parts of RADHA-RATAN. Presented a detailed scenario in which this tool would be useful within Conexant. +1991-1994 Teaching and Research Assistant, Bilkent University, Ankara, Turkey o (MS work: Graph and hypergraph partitioning) Proposed two novel algorithms and implemented them together with Simulated Annealing for multiway graph and circuit partitioning in the ALATURKA partitioning software package (in C, 12K lines). These algorithms are the first to relax locking in the famous Kernighan-Lin algorithm and its derivatives. o (Optimization via genetic algorithms and neural networks) Developed the first genetic synthesis of unsupervised neural network algorithms. Demonstrated the existence of improved unsupervised learning algorithms on Kohonen s Self Organizing Map. ++ EDUCATION o Doctor of Philosophy (PhD) 1999 Computer Science [www.cs.uiuc.edu] University of Illinois at Urbana-Champaign, IL, USA. Dissertation: Timing Analysis of Embedded Real-Time Systems Advisor: Prof. Rajesh K. Gupta [www.cse.ucsd.edu/ gupta] Comprehensive exam areas: Theory (Algorithms and Complexity), Computer Architecture, and Artificial Intelligence Qualifying exam area: Computer Architecture GPA: 4.00/4.00 o Master of Science (MS) 1993 Computer Engineering and Information Science [www.cs.bilkent.edu.tr] Bilkent University, Ankara, Turkey. Thesis: Graph and Hypergraph (Circuit) Partitioning Advisor: Prof. Cevdet Aykanat [www.cs.bilkent.edu.tr/ aykanat] GPA: 3.90/4.00 o Bachelor of Science (BS) 1991 Computer Engineering [www.cmpe.boun.edu.tr] Bogazici University, Istanbul, Turkey. Thesis: Course Scheduling in Prolog Advisor: Prof. Selahattin Kuru [irdc.isikun.edu.tr/people/kuru] GPA: 3.64/4.00 (high honors, 2nd in the dept., 7th in the engineering school)

++ PROGRAMMING EXPERIENCE o Hands-on manager. Managed teams programming in Java, C++, Python, Perl, Hadoop, PIG, and SQL at EBay and Yahoo!. o Experience: Python (since 2010: Within Django framework), Perl (since 2003: Production and prototyping work at Yahoo!, Synopsys, EBay), C (since 1991: MS work, PrimeTime tools at Synopsys), C++ (since 1994: SystemC library and synthesis systems at Synopsys, PhD work), Pascal (1987-1991: BS work). o Programmed on many languages and systems (including parallel computers). ++ TEACHING EXPERIENCE o Taught many classes, presented in many conferences, gave many internal and external talks. See the details at http://www.dasdan.net/ali/teaching.php. ++ AWARDS o Received innovation & patent awards, competitive fellowships and scholarships, and an outstanding teaching assistant award. See the details at http://www.dasdan.net/ali/awardsnhonors.php. ++ SERVICE o Served as conference program and organizing committee member, conference publication chair, session chair, and paper reviewer. Also served as a judge for a middle school science competition and as a mentor to interns. See the details at http://www.dasdan.net/ali/service.php. ++ PATENTS AND PUBLICATIONS o Published 3 issued patents, 20 pending patents, many publications (book chapter, journal, and conference), and two tutorials in the WWW 09 and WWW 10 conferences. My research publications have received more than 750 citations to date (per Google Scholar). See the details at http://www.dasdan.net/ali/publications.php. ---------------------------- END OF RESUME -------------------------------