Microelectronics Students Group. Wi-Rex. Design of an Integrated Circuit for a Wireless Receiver



Similar documents
High-Frequency Integrated Circuits

How PLL Performances Affect Wireless Systems

INF4420 Introduction

A High Frequency Divider in 0.18 um SiGe BiCMOS Technology

Coexistence Tips the Market for Wireless System Simulation Chris Aden, MathWorks

Lecture 1: Communication Circuits

Spectrum analyzer with USRP, GNU Radio and MATLAB

RF Network Analyzer Basics

AMS/RF-CMOS circuit design for wireless transceivers

GRF-3300 RF Training Kits

Analog Devices Welcomes Hittite Microwave Corporation NO CONTENT ON THE ATTACHED DOCUMENT HAS CHANGED

6.976 High Speed Communication Circuits and Systems Lecture 1 Overview of Course

THE BASICS OF PLL FREQUENCY SYNTHESIS

RF Communication System. EE 172 Systems Group Presentation

Abstract. Cycle Domain Simulator for Phase-Locked Loops

Curriculum and Concept Module Development in RF Engineering

Projects. Objective To gain hands-on design and measurement experience with real-world applications. Contents

EVALUATION KIT AVAILABLE Single-Chip Global Positioning System Receiver Front-End BIAS CBIAS GND GND RFIN GND GND IFSEL

A 3.2Gb/s Clock and Data Recovery Circuit Without Reference Clock for a High-Speed Serial Data Link

AMICSA Integrated SAR Receiver/Converter for L, C and X bands Markku Åberg VTT Technical Research Centre of Finland

SKY : Wideband PLL Frequency Synthesizer

PLL DESIGN AND CLOCK/FREQUENCY GENERATION (PLL 设 计 与 时 钟 / 频 率 产 生 ) Woogeun Rhee Institute of Microelectronics Tsinghua University

A Wideband mm-wave CMOS Receiver for Gb/s Communications Employing Interstage Coupled Resonators

A New Programmable RF System for System-on-Chip Applications

VCO K 0 /S K 0 is tho slope of the oscillator frequency to voltage characteristic in rads per sec. per volt.

Introduction to Receivers

Drones Jammer. A simple drone Jammer designed to hack unwelcomed civilian drones within your backyard range.

ZLPLL Local Oscillator

The front end of the receiver performs the frequency translation, channel selection and amplification of the signal.

Achieving New Levels of Channel Density in Downstream Cable Transmitter Systems: RF DACs Deliver Smaller Size and Lower Power Consumption

Clocking Solutions. Wired Communications / Networking Wireless Communications Industrial Automotive Consumer Computing. ti.

MAINTENANCE & ADJUSTMENT

A 1.62/2.7/5.4 Gbps Clock and Data Recovery Circuit for DisplayPort 1.2 with a single VCO

Maximizing Receiver Dynamic Range for Spectrum Monitoring

Area 3: Analog and Digital Electronics. D.A. Johns

PLL frequency synthesizer

REMOTE KEYLESS ENTRY SYSTEM RECEIVER DESIGN

A 2.4GHz Cascode CMOS Low Noise Amplifier

A 2.7 V DECT RF-Transceiver/Synthesizer/Modem Chip Set

ELEMENTS OF CABLE TELEVISION

Local Oscillator for FM broadcast band MHz

Simple SDR Receiver. Looking for some hardware to learn about SDR? This project may be just what you need to explore this hot topic!

Jeff Thomas Tom Holmes Terri Hightower. Learn RF Spectrum Analysis Basics

DESIGN AND IMPLMENTATION OF INTELLIGENT MOBILE PHONE DETECTOR

INTELLIGENT INTERACTIVE SYNTHESIZER SURFACE MOUNT MODEL: MFSH

A CW QRP Transceiver for 20 m band. How it works I'll describe individually the three boards and the relative tuning devices.

Application Note: Spread Spectrum Oscillators Reduce EMI for High Speed Digital Systems

Wireless Medical Telemetry Laboratory

Phase Noise Measurement Methods and Techniques

Ordering Code Product Code Temperature Code Package Code Option Code Packing Form Code TH72015KLD-BAA-000-RE TH72015 K LD BAA-000 TU

HP 8970B Option 020. Service Manual Supplement

PLAS: Analog memory ASIC Conceptual design & development status

Chapter 6: From Digital-to-Analog and Back Again

UTBB-FDSOI 28nm : RF Ultra Low Power technology for IoT

AppNote 404 EM MICROELECTRONIC - MARIN SA. EM4095 Application Note RFID. Title: Product Family: TABLE OF CONTENT. Application Note 404

Coherent sub-thz transmission systems in Silicon technologies: design challenges for frequency synthesis

Modification Details.

The New Radio Receiver Building Handbook

Clocks Basics in 10 Minutes or Less. Edgar Pineda Field Applications Engineer Arrow Components Mexico

In: Proceedings of RECPAD th Portuguese Conference on Pattern Recognition June 27th- 28th, 2002 Aveiro, Portugal

1997 Mixed-Signal Products SLAA011B

Application Note SAW-Components

Tire pressure monitoring

DRM compatible RF Tuner Unit DRT1

Features. Applications. Transmitter. Receiver. General Description MINIATURE MODULE. QM MODULATION OPTIMAL RANGE 1000m

Propagation Channel Emulator ECP_V3

RAPID PROTOTYPING FOR RF-TRANSMITTERS AND RECEIVERS

Tx/Rx A high-performance FM receiver for audio and digital applicatons

Full-Band Capture Cable Digital Tuning

Homebuilt HF Radios for Use Underground Paul R. Jorgenson KE7HR

DESIGN OF RF/IF ANALOG TO DIGITAL CONVERTERS FOR SOFTWARE RADIO COMMUNICATION RECEIVERS

Final Report. Hybrid Synth by Synthesize Me. Members: Jamie Madaris Jack Nanney

INTEGRATED CIRCUITS DATA SHEET. TDA7000 FM radio circuit. Product specification File under Integrated Circuits, IC01

Wireless Communication and RF System Design Using MATLAB and Simulink Giorgia Zucchelli Technical Marketing RF & Mixed-Signal

Agilent Technologies. Generating Custom, Real-World Waveforms Integrating Test Instrumentation into the Design Process Application Note 1360

VCO Phase noise. Characterizing Phase Noise

Chapter 6 PLL and Clock Generator

ISSCC 2003 / SESSION 4 / CLOCK RECOVERY AND BACKPLANE TRANSCEIVERS / PAPER 4.7

Clock Recovery in Serial-Data Systems Ransom Stephens, Ph.D.

CMOS 5GHz WLAN a/n/ac RFeIC WITH PA, LNA, AND SPDT

EMC / EMI issues for DSM: new challenges

HDO700 P FIBRE OPTIC TRANSMITTER

Software Version 3.12

RF Design Guidelines: PCB Layout and Circuit Optimization

Optimizing VCO PLL Evaluations & PLL Synthesizer Designs

Computer Aided Design of Home Medical Alert System

RF and Microwave Accessories. CD-ROM Catalog. Find the right component for your Rohde & Schwarz test & measurement equipment

SA605 High performance low power mixer FM IF system

High Performance Switched Filter Banks

VARIABLE-frequency oscillators (VFO s) phase locked

An All-Digital Phase-Locked Loop with High Resolution for Local On-Chip Clock Synthesis

Radar System Components and System Design

How To Make A Power Source From A Power Supply

QAM Demodulation. Performance Conclusion. o o o o o. (Nyquist shaping, Clock & Carrier Recovery, AGC, Adaptive Equaliser) o o. Wireless Communications

RF Switches Guide Signals In Smart Phones

Transcription:

Microelectronics Students Group Wi-Rex Design of an Integrated Circuit for a Wireless Receiver D. Oliveira, M. Pina, C. Duarte, V. G. Tavares, and P. Guedes de Oliveira February 17, 2011 Microelectronics Students Group DEEC - Departamento de Engenharia Electrotécnica e de Computadores FEUP - Faculdade de Engenharia, Universidade do Porto Rua Dr. Roberto Frias, s/n, 4200-465 Porto, Portugal Room i325, Telephone: 225574199 - Ext 3230 web: usgroup.eu e-mail: info@usgroup.eu February 17, 2011 1/17

Outline 1 Introduction 2 Project Description 3 Development 4 Results 5 Conclusions February 17, 2011 2/17

Introduction The Wi-Rex project was proposed by the Microelectronics Students Group and aimed to: Attract students interested in learning about Integrated Circuit (IC) design. Allow students to work in a research and development environment. Acquire experience on areas not thoroughly covered in courses. February 17, 2011 3/17

Introduction Several students from the first to the last year of Master in Electrical and Computers Engineering answered to the call. A heterogeneous design team was made possible: Possibility of assigning tasks according to the students experience. Knowledge sharing between the more experienced students and the younger ones. In addition, two students from the Electrical and Computers Engineering Doctoral Program were also enrolled in this project. February 17, 2011 4/17

Project Description Wi-Rex Design of an Integrated Circuit for a Wireless Receiver: Receiver for radio-frequency (RF) communications. Design using a 350-nm CMOS technology. 2.45-GHz of central frequency the same as Wi-Fi or Bluetooth. Intermediate Frequency (IF) architecture 2-MHz. February 17, 2011 5/17

Project Description Receiver s Block Diagram Antenna Integrated Circuit I Filter RF Input 2.45-GHz LNA RF-buffer Mixers Q 2-MHz Complex Filter Saturators Demodulator Output Polyphase Filter Frequency Synthesizer XTAL PFD Charge Pump Loop Filter Buffer VCO 2.4020GHz to 2.4855GHz N P/P+1 2 SCL February 17, 2011 6/17

Project Description The receiver mostly comprises the following blocks: Low Noise Amplifier (LNA). Gilbert Mixers. Complex IF filter 6 th order. Saturators. Digital Demodulator. Frequency Synthesizer: Phase Frequency Detector. Charge Pump. Loop Filter. Voltage Controlled Oscillator (VCO). Dual-Modulus Prescaler. February 17, 2011 7/17

Project Development First Steps Assemble teams and assign tasks. Laboratory setup. Configuration of the Computer Aided Design (CAD) tools. Network infrastructure setup. Teach the CAD tools basics to the new students. February 17, 2011 8/17

Project Development Just after these necessary first steps its possible to advance to the circuit design stage: Research existing implementations for each receiver block. Circuits schematic implementation and validation. Layout circuit design. Post-Layout validation. February 17, 2011 9/17

Project Description Receiver s Block Diagram IC Division Antenna Second Integrated Circuit I Filter RF Input 2.45-GHz LNA RF-buffer Mixers Q 2-MHz Complex Filter Saturators Demodulator Output Polyphase Filter First Integrated Circuit XTAL PFD Charge Pump Loop Filter Buffer VCO 2.4020GHz to 2.4855GHz N P/P+1 2 SCL February 17, 2011 10/17

Results First IC Phase Frequency Detector. Charge Pump. Loop Filter. VCO. Dual-Modulus Prescaler. Extra varactor bank VCO fine tuning. February 17, 2011 11/17

Results Second IC LNA. Two Mixers. Complex Filter. Two Saturators. Digital Demodulator. February 17, 2011 12/17

Results Conferences Results of the project were presented in some conferences: EuroCon 2011: P. Coke, C. Duarte, A. Cardoso, V. G. Tavares, and P. Guedes de Oliveira, Network Infrastructure for Academic IC CAD Environments, International Conference on Computer as a Tool EUROCON2011, Lisbon, Portugal, April, 2011 (accepted; to be published); CDNLive Munich 2011: C. Duarte, A. Dias, D. Oliveira, M. Pina, P. Coke, V. G. Tavares, and P. Guedes de Oliveira, IC Design Activities in the Microelectronics Students Group, in Proceedings of the CDNLive 2011!, Cadence Design Systems, Munich, May, 2011 (accepted; to be published); PAEE 2009: C. Duarte, D. Oliveira, A. Dias, M. Pina, R. Pereira, B. Silva, J. Almeida, and L. Malheiro, New Project Approaches in Advanced Microelectronics: The Students Perspective, in Project Approaches in Engineering Education (PAEE 09), Guimarães, Portugal, Jul 2009, pp. 129-134. SIICUSP 2009: A. Dias, C. Duarte, M. Pina, M. Caetano, D. Oliveira, V. G. Tavares, and P. Guedes de Oliveira, Sintetizador de Frequências em CMOS 0.35-um (CMOS 0.35-um Frequency Synthesizer), in 17 o Simpósio Internacional de Iniciação Científica da Universidade de São Paulo (SIICUSP 09), São Carlos, Brazil, 9-11 Nov 2009, February 17, 2011 13/17

Results Oral Communications - Part 1 And also oral communications in: IJUP 2010: L. Malheiro, P. Coke, C. Duarte, V. Grade Tavares, and P. Guedes de Oliveira, Polyphase filter with continuous parametric tuning, in 3rd Meeting of Young Researchers of the University of Porto (IJUP 10), Fev 2010, pp. 169. H. Cavadas, T. Sapage, D. Oliveira, M. Pina, C. Duarte, V. Grade Tavares, and P. Guedes de Oliveira, Digital Sigma Delta 1st Order Modulator, in 3rd Meeting of Young Researchers of the University of Porto (IJUP 10), Fev 2010, pp. 171 D. Mendes, R. Pereira, D. Oliveira, M. Pina, C. Duarte, V. Grade Tavares, and P. Guedes de Oliveira, Filter and Hold for PLL Applications, in 3rd Meeting of Young Researchers of the University of Porto (IJUP 10), Fev 2010, pp. 172. P. Coke, C. Duarte, V. Grade Tavares, and P. Guedes de Oliveira, Network based security for academic IC CAD environments, in 3rd Meeting of Young Researchers of the University of Porto (IJUP 10), Fev 2010, pp. 173. February 17, 2011 14/17

Results Oral Communications - Part 2 IJUP 2009: A. Dias, C. Duarte, V. Grade Tavares, and P. Guedes de Oliveira, Dual-Modulus Prescaler for the 2.4-GHz ISM Band, in 2nd Meeting of Young Researchers of the University of Porto (IJUP 09), Jan 2009, pp. 9. R. Pereira, B. Silva, C. Duarte, V. Grade Tavares, and P. Guedes de Oliveira, Bias Circuits Insensitive to PVT Variations, in 2nd Meeting of Young Researchers of the University of Porto (IJUP 09), Jan 2009, pp. 26. M. Caetano, C. Duarte, V. Grade Tavares, and P. Guedes de Oliveira, CMOS Circuits for a RF-PLL, in 2nd Meeting of Young Researchers of the University of Porto (IJUP 09), Jan 2009, pp. 7. P. Coke, T. Ressurreição, T. Sapage, C. Duarte, V. Grade Tavares, and P. Guedes de Oliveira, Analog Quadricorrelator for Low-IF FSK Demodulation, in 2nd Meeting of Young Researchers of the University of Porto (IJUP 09), Jan 2009, pp. 12. M. Pina, C. Duarte, V. Grade Tavares, and P. Guedes de Oliveira, Fully Integrated RF Voltage-Controlled Oscillator, in 2nd Meeting of Young Researchers of the University of Porto (IJUP 09), Jan 2009, pp. 10. M. Reis, D. Oliveira, C. Duarte, V. Grade Tavares, and P. Guedes de Oliveira, Design of a CMOS Down-Converter for Wireless Applications, in 2nd Meeting of Young Researchers of the University of Porto (IJUP 09), Jan 2009, pp. 8. P. Ferreira, H. Cavadas, C. Duarte, V. Grade Tavares, and P. Guedes de Oliveira, A Flash ADC in 0.35-um CMOS, in 2nd Meeting of Young Researchers of the University of Porto (IJUP 09), Jan 2009, pp. 11. O. Pereira, A. Correia, C. Duarte, V. Grade Tavares, and P. Guedes de Oliveira, A 2.45-GHz CMOS Low-Noise Amplifier, in 2nd Meeting of Young Researchers of the University of Porto (IJUP 09), Jan 2009, pp. 6. February 17, 2011 15/17

Conclusions Two ICs were designed and fabricated. The project managed to enroll students from different course years. Provided experience in research, and with industry-standard IC design tools. Conference Publications. Several oral communications. As future work, the testing of both ICs may provide data to correct eventual design flaws. After that it is possible to integrate all circuits into a single IC. February 17, 2011 16/17

Thank you. DEEC - Departamento de Engenharia Electrotécnica e de Computadores FEUP - Faculdade de Engenharia, Universidade do Porto Rua Dr. Roberto Frias, s/n, 4200-465 Porto, Portugal Room i325, Telephone: 225574199 - Ext: 3230 web: usgroup.eu e-mail: info@usgroup.eu February 17, 2011 17/17