POWER-VOLTAGE MONITORING IC WITH WATCHDOG TIMER



Similar documents
MB3771 ASSP POWER SUPPLY MONITOR DS E POWER SUPPLY MONITOR FUJITSU SEMICONDUCTOR DATA SHEET

MM74C150 MM82C19 16-Line to 1-Line Multiplexer 3-STATE 16-Line to 1-Line Multiplexer

SN28838 PAL-COLOR SUBCARRIER GENERATOR

SWITCH-MODE POWER SUPPLY CONTROLLER PULSE OUTPUT DC OUTPUT GROUND EXTERNAL FUNCTION SIMULATION ZERO CROSSING INPUT CONTROL EXTERNAL FUNCTION

.LOW POWER DISSIPATION .HIGH NOISE IMMUNITY M74HC154 4 TO 16 LINE DECODER/DEMULTIPLEXER. HIGH SPEED tpd = 15 ns (TYP.) at VCC =5V

Supply voltage Supervisor TL77xx Series. Author: Eilhard Haseloff

CD4027BMS. CMOS Dual J-K Master-Slave Flip-Flop. Pinout. Features. Functional Diagram. Applications. Description. December 1992

. MEDIUM SPEED OPERATION - 8MHz . MULTI-PACKAGE PARALLEL CLOCKING FOR HCC4029B HCF4029B PRESETTABLE UP/DOWN COUNTER BINARY OR BCD DECADE

Programmable Single-/Dual-/Triple- Tone Gong SAE 800

1 TO 4 CLOCK BUFFER ICS551. Description. Features. Block Diagram DATASHEET

MC33064DM 5 UNDERVOLTAGE SENSING CIRCUIT

LM1036 Dual DC Operated Tone/Volume/Balance Circuit

L293B L293E PUSH-PULL FOUR CHANNEL DRIVERS. OUTPUT CURRENT 1A PER CHANNEL PEAK OUTPUT CURRENT 2A PER CHANNEL (non repetitive) INHIBIT FACILITY

The following document contains information on Cypress products.

LM78XX Series Voltage Regulators

INTEGRATED CIRCUITS. NE558 Quad timer. Product data Supersedes data of 2001 Aug Feb 14

MM74HC14 Hex Inverting Schmitt Trigger

LM1084 5A Low Dropout Positive Regulators

MM74C150 MM82C19 16-Line to 1-Line Multiplexer 3-STATE 16-Line to 1-Line Multiplexer

TSL INTEGRATED OPTO SENSOR

SEMICONDUCTOR TECHNICAL DATA

MM54C150 MM74C Line to 1-Line Multiplexer

TDA4605 CONTROL CIRCUIT FOR SWITCH MODE POWER SUPPLIES USING MOS TRANSISTORS

Features. Applications

LM555/NE555/SA555. Single Timer. Description. Features. Applications. Internal Block Diagram. Vcc GND. Trigger. Discharge. Output F/F.

PI5C

PS323. Precision, Single-Supply SPST Analog Switch. Features. Description. Block Diagram, Pin Configuration, and Truth Table. Applications PS323 PS323

SN54HC191, SN74HC191 4-BIT SYNCHRONOUS UP/DOWN BINARY COUNTERS

HCC4541B HCF4541B PROGRAMMABLE TIMER

KA7500C. SMPS Controller. Features. Description. Internal Block Diagram.

Photolink- Fiber Optic Receiver PLR135/T1

NTE2053 Integrated Circuit 8 Bit MPU Compatible A/D Converter

CA723, CA723C. Voltage Regulators Adjustable from 2V to 37V at Output Currents Up to 150mA without External Pass Transistors. Features.

MM74HCT373 MM74HCT374 3-STATE Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop

NOTE: The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

LM118/LM218/LM318 Operational Amplifiers

INTEGRATED CIRCUITS. 74F153 Dual 4-line to 1-line multiplexer. Product specification 1996 Jan 05 IC15 Data Handbook

. HIGH SPEED .LOW POWER DISSIPATION .COMPATIBLE WITH TTL OUTPUTS M54HCT27 M74HCT27 TRIPLE 3-INPUT NOR GATE. tpd = 9 ns (TYP.

Super high-speed, and high density gate array Dual power supply operation Raw gates from 18K to 216K gates (Sea of gates) DESCRIPTION

Baseband delay line QUICK REFERENCE DATA


PHOTOTRANSISTOR OPTOCOUPLERS

CD4093BM CD4093BC Quad 2-Input NAND Schmitt Trigger

SN54F157A, SN74F157A QUADRUPLE 2-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS

AAT4280 Slew Rate Controlled Load Switch

LM386 Low Voltage Audio Power Amplifier

LM139/LM239/LM339/LM2901/LM3302 Low Power Low Offset Voltage Quad Comparators

MM74HC273 Octal D-Type Flip-Flops with Clear

74F257A Quad 2-line to 1-line selector/multiplexer, non-inverting (3-State)

How to Read a Datasheet

ICS SPREAD SPECTRUM CLOCK SYNTHESIZER. Description. Features. Block Diagram DATASHEET

Microprocessor Supervisory Circuits

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

CD40174BC CD40175BC Hex D-Type Flip-Flop Quad D-Type Flip-Flop

ICS SYSTEM PERIPHERAL CLOCK SOURCE. Description. Features. Block Diagram DATASHEET

MM74HC174 Hex D-Type Flip-Flops with Clear

AAT3520/2/4 MicroPower Microprocessor Reset Circuit

FAN7680. PC Power Supply Outputs Monitoring IC. Features. Description. Typical Application. FPO OVP UVP PGO PSON

DM74LS157 DM74LS158 Quad 2-Line to 1-Line Data Selectors/Multiplexers

INTEGRATED CIRCUITS. 74LVC08A Quad 2-input AND gate. Product specification IC24 Data Handbook Jun 30

MM74HC4538 Dual Retriggerable Monostable Multivibrator

SN54ALS191A, SN74ALS191A SYNCHRONOUS 4-BIT UP/DOWN BINARY COUNTERS

DATA SHEET. TDA8560Q 2 40 W/2 Ω stereo BTL car radio power amplifier with diagnostic facility INTEGRATED CIRCUITS Jan 08

Features. Modulation Frequency (khz) VDD. PLL Clock Synthesizer with Spread Spectrum Circuitry GND

V CC TOP VIEW. f SSO = 20MHz to 134MHz (DITHERED)

µpd6379, 6379A, 6379L, 6379AL

DM74LS112A Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop with Preset, Clear, and Complementary Outputs

CD4027BC Dual J-K Master/Slave Flip-Flop with Set and Reset

LM134-LM234 LM334 THREE TERMINAL ADJUSTABLE CURRENT SOURCES. OPERATES from 1V to 40V

TS34119 Low Power Audio Amplifier

UC3842/UC3843/UC3844/UC3845

LOW POWER NARROWBAND FM IF

DM74LS153 Dual 1-of-4 Line Data Selectors/Multiplexers

BIPOLAR ANALOG INTEGRATED CIRCUIT

NOTE: The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

LC898300XA. Functions Automatic adjustment to the individual resonance frequency Automatic brake function Initial drive frequency adjustment function

DM74LS191 Synchronous 4-Bit Up/Down Counter with Mode Control

TS555. Low-power single CMOS timer. Description. Features. The TS555 is a single CMOS timer with very low consumption:

MC34063A MC34063E DC-DC CONVERTER CONTROL CIRCUITS

DATA SHEET. TDA1518BQ 24 W BTL or 2 x 12 watt stereo car radio power amplifier INTEGRATED CIRCUITS

Features. Instruction. Decoder Control Logic, And Clock Generators. Address Compare amd Write Enable. Protect Register V PP.

HCC/HCF4032B HCC/HCF4038B

CD4013BC Dual D-Type Flip-Flop

3-input EXCLUSIVE-OR gate. The 74LVC1G386 provides a 3-input EXCLUSIVE-OR function.

DALLAS DS1233 Econo Reset. BOTTOM VIEW TO-92 PACKAGE See Mech. Drawings Section on Website

How To Control A Power Supply On A Powerline With A.F.F Amplifier

unit : mm With heat sink (see Pd Ta characteristics)

TRIPLE PLL FIELD PROG. SPREAD SPECTRUM CLOCK SYNTHESIZER. Features

High Common-Mode Rejection. Differential Line Receiver SSM2141. Fax: 781/ FUNCTIONAL BLOCK DIAGRAM FEATURES. High Common-Mode Rejection

SN54HC157, SN74HC157 QUADRUPLE 2-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS

SG2525A SG3525A REGULATING PULSE WIDTH MODULATORS

DM74LS193 Synchronous 4-Bit Binary Counter with Dual Clock

CD4027BM CD4027BC Dual J-K Master Slave Flip-Flop with Set and Reset

2/4, 4/5/6 CLOCK GENERATION CHIP

LM138 LM338 5-Amp Adjustable Regulators

DS1220Y 16k Nonvolatile SRAM

74F74 Dual D-Type Positive Edge-Triggered Flip-Flop

SPREAD SPECTRUM CLOCK GENERATOR. Features

CD4043BC CD4044BC Quad 3-STATE NOR R/S Latches Quad 3-STATE NAND R/S Latches

BIPOLAR ANALOG INTEGRATED CIRCUIT

Transcription:

FUJITSU SEMICONDUCTOR DATA SHEET DS04-27402-2E ASSP POWER-VOLTAGE MONITORING IC WITH WATCHDOG TIMER MB3793-42/30 DESCRIPTION The MB3793 is an integrated circuit to monitor power voltage; it incorporates a watchdog timer. A reset signal is output when the power is cut or falls abruptly. When the power recovers normally after resetting, a power-on reset signal is output to microprocessor units (MPUs). An internal watchdog timer with two inputs for system operation diagnosis can provide a fail-safe function for various application systems. 8-PIN PLASTIC DIP (DIP-8P-M01) Two models with detection voltages of 4.2 and 3.0 V are available. There is also a mask option that can detect voltages of 4.9 to 3.0 V in 0.1-V steps. The model numbers are MB3793-42 or -30 corresponding to the detected voltage. The model number and package code are as shown below. Model No. Package code Detection voltage MB3793-42 3793-A 4.2 V MB3793-30 3793-N 3.0 V FEATURES Precise detection of power voltage fall: ±2.5% 8-PIN PLASTIC SOL (FPT-8P-M02) Detection voltage with hysteresis Low power dispersion: ICC = 27 µa (reference) Internal dual-input watchdog timer Watchdog-timer halt function (by inhibition pin) Independently-set watchdog and reset times Mask option for detection voltage (4.9 to 3.0 V, 0.1-V steps) This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. 1

PIN ASSIGNMENT (TOP VIEW) 1 8 CK1 2 7 CK2 3 6 INH GND 4 5 (DIP-8P-M01) (FPT-8P-M02) PIN DESCRIPTION Pin No. Symbol Description Pin No. Symbol Description 1 Outputs reset 5 Power supply 2 Sets monitoring time 6 INH Inhibits watchdog timer function 3 Sets power-on reset hold time 7 CK2 Inputs clock 2 4 GND Ground 8 CK1 Inputs clock 1 2

BLOCK DIAGRAM To of all blocks (5) I1 3µA I2 30µA (3) Q S RSFF2 Q R R1 280 to 760 kω Output buffer (1) Comp. O + - Q S RSFF1 Q R INH (6) Comp. S (2) Watchdog timer Reference voltage generator - + VS Pulse generator 1 CK1 (8) VREF 1.24 V R1 240 kω Pulse generator 2 CK2 (7) To GND of all blocks (4) GND 3

BLOCK FUNCTIONS 1. Comp. S Comp. S is a comparator with hysteresis to compare the reference voltage with a voltage (VS) that is the result of dividing the power voltage () by resistors 1 and 2. When VS falls below 1.24 V, a reset signal is output. This function enables the MB3793 to detect an abnormality within 1 µs when the power is cut or falls abruptly. 2. Comp. O Comp. O is a comparator to control the reset signal () output and compares the threshold voltage with the voltage at the pin for setting the power-on reset hold time. When the voltage at the pin exceeds the threshold voltage, resetting is canceled. 3. Reset output buffer Since the reset () output buffer has CMOS organization, no pull-up resistor is needed. 4. Pulse generator The pulse generator generates pulses when the voltage at the CK1 and CK2 clock pins changes to High from Low level (positive-edge trigger) and exceeds the threshold voltage; it sends the clock signal to the watchdog timer. 5. Watchdog timer The watchdog timer can monitor two clock pulses. Short-circuit the CK1 and CK2 clock pins to monitor a single clock pulse. 6. Inhibition pin The inhibition (INH) pin forces the watchdog timer on/off. When this pin is High level, the watchdog timer is stopped. 7. Flip-flop circuit The flip-flop circuit RSFF1 controls charging and discharging of the power-on reset hold time setting capacity (). The flip-flop circuit RSFF2 switches the charging accelerator for charging during resetting on/off. This circuit only functions during resetting and does not function at power-on reset. 4

STANDARD CONNECTION MB3793 CK1 Microprocessor 1 CK Microprocessor 2 CK GND GND CK2 INH GND Equation of time-setting capacitances ( and ) and set time tpr (ms) A x (µf) twd (ms) B x (µf) + C x (µf) However, when about 10, twd (ms) B x (µf) twr (ms) D x (µf) Values of A, B, C, and D Model No. A B C D Remark MB3793-42 1300 1500 3 100 MB3793-30 750 1600 4 55 (Example) When = 0.1 µf and = 0.01 µf, MB3793-42 tpr 130 [ms] twd 15 [ms] twr 10 [ms] MB3793-30 tpr 75 [ms] twd 16 [ms] twr 5.5 [ms] 5

TIMING CHART 1. Basic operation (Positive clock pulse) VSH VSL L CK1 tckw CK2 INH Vth VH VL tpr twd twr tpr (1) (2) (3)(4) (5) (5) (6) (7) (8) (9) (10) (11) (12) (13) (14) 6

2. Basic operation (Negative clock pulse) VSH VSL L CK1 tckw CK2 INH Vth VH VL tpr twd twr tpr (1) (2) (3)(4) (5) (5) (6) (7) (8) (9) (10) (11) (12) (13) (14) 7

3. Single-clock input monitoring (Positive clock pulse) CK1 CK2 Vth VH VL twr 8

4. Inhibition operation (Positive clock pulse) VSH VSL L CK1 tckw CK2 INH Vth VH VL tpr twd twr tpr (1) (2) (3)(4) (5) (5) (6) (7) (8) (9) (10) (11) (12) (13) (14) 9

5. Clock pulse input (Positive clock pulse) CK1 a CK2 b VH VL The MB3793 watchdog timer monitors Clock 1 (CK1) and Clock 2 (CK2) pulses alternately. When a CK2 pulse is detected after detecting a CK1 pulse, the monitoring time setting capacity () switches to charging from discharging. When two consecutive pulses occur on one side of this alternation before switching, the second pulse is ignored. In the above figure, pulses a and b are ignored. OPERATION SEQUENCE The operation sequence is explained by using Timing Chart 1. The following item numbers correspond to the numbers in Timing Chart 1. (1) When the power voltage () reaches about 0.8 V (L), a reset signal is output. (2) When exceeds the rising-edge detection voltage (VSH), charging of power-on reset hold time setting capacitance () is started. VSH is about 4.3 V in the MB3793-42 and 3. 07 V in the MB3793-30. (3) When the voltage at the pin setting the power-on reset hold time exceeds the threshold voltage (Vth), resetting is canceled and the voltage at the pin changes to High level to start charging of the watchdog-timer monitoring time setting capacitance (). Vth is about 3.6 V in the MB3793-42 and 2.4 V in the MB3793-30. The power-on reset hold time (tpr) can be calculated by the following equation. tpr (ms) A x (µf) Where, A is about 1300 in the MB3793-42 and 750 in the MB3793-30. (4) When the voltage at the pin setting the monitoring time reaches High level (VH), switches to discharging from charging. VH is about 1.24 V (reference value) in both the MB3793-42 and MB3793-30. (5) When clock pulses are input to the CK2 pin during discharging after clock pulses are input to the CK1 pin positive-edge trigger, switches to charging. (6) If clock pulse input does not occur at either the CK1 or CK2 clock pins during the watchdog-timer monitoring time (twd), the voltage falls below Low level (VL), a reset signal is output, and the voltage at the pin changes to Low level. VL is about 0.24 V in both the MB3793-42 and MB3793-30. twd can be calculated from the following equation. twd (ms) B x (µf) + C x (µf) Where, B is about 1500 in the MB3793-42 and 1600 in the MB3793-30. C is about 3 in the MB3793-42 and 4 in the MB3793-30; it is much smaller than B. Hence, when 10, the calculation can be simplified as follows: twd (ms) B x (µf) 10

(7) When the voltage of the pin exceeds Vth again as a result of recharging, resetting is canceled and the watchdog timer restarts monitoring. The watchdog timer reset time (twr) can be calculated by the following equation. twr (ms) D x (µf) Where, D is about 100 in the MB3793-42 and 55 in the MB3793-30. (8) When falls below the rising-edge detection voltage (VSL), the voltage of the pin falls and a reset signal is output, and the voltage at the pin changes to Low level. VSL is about 4.2 V in the MB3793-42 and 3.0 V in the MB3793-30. (9) When exceeds VSH, begins charging. (10) When the voltage of the pin exceeds Vth, resetting is canceled and the watchdog timer restarts. (11) When an inhibition signal is input (INH pin is High level), the watchdog timer is halted forcibly. In this case, monitoring is continued ((8) - (9)) without the watchdog timer. The watchdog timer does not function unless this inhibition input is canceled. (12) When the inhibition input is canceled (INH pin is Low level), the watchdog timer restarts. (13) When the voltage falls below VSL after power-off, a reset signal is output. Similar operation is also performed for negative clock-pulse input (Timing Chart 2). Short-circuit the clock pins CK1 and CK2 to monitor a single clock. The basic operation is the same but the clock pulses are monitored at every other pulse (Timing Chart 3). ABSOLUTE MAXIMUM RATINGS (Ta = +25 C) Parameter Symbol LImits Symbo Power voltage* -0.3 to +7 V CK1 VCK1 Input voltage Reset output voltage (direct current) CK2 INH VCK2 VINH IOL IOH -0.3 to +7 V -10 to +10 ma Allowable loss (Ta +85 C) PD 200 mw Storage temperature Tstg -55 to +125 C *The power voltage is based on the ground voltage (0 V). Note: Permanent device damage may occur if the above ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. RECOMMENDED OPERATING CONDITIONS Parameter Symbol Limits Min. Typical Max. Unit Reset () output current IOL IOH -5 - +5 ma Power-on reset hold time setting capacity 0.001-10 µf Watchdog-timer monitoring time setting capacity 0.001-1 µf Watchdog timer monitoring time twd 0.1-1500 ms Operating ambient temperature Ta -40 - +85 C Note: These recommended operation conditions guarantee normal logic operation of an LSI circuit. The limits of the AC and DC electrical characteristics are guaranteed within these recommended conditions. 11

ELECTRICAL CHARACTERISTICS 1. DC Characteristics ( = +5 V (MB3793-42), = +3.3 V (MB3793-30), Ta = +25 C) Parameter Symbol Test Conditions Limits Min. Typical Max. Unit Power current MB3793-42 MB3793-30 ICC1 Watchdog timer operation* - 27 50 ICC2 Watchdog timer halt** - 25 45 ICC1 Watchdog timer operation* - 25 45 ICC2 Watchdog timer halt** - 24 45 µa µa Detection voltage MB3793-42 MB3793-30 VSL VSH VSL VSH falling rising falling rising Ta = +25 C 4.10 4.20 4.30 Ta = -40 to +85 C 4.05 4.20 4.35 Ta = +25 C 4.20 4.30 4.40 Ta = -40 to +85 C 4.15 4.30 4.45 Ta = +25 C 2.90 3.00 3.10 Ta = -40 to +85 C 2.85 3.00 3.15 Ta = +25 C 2.97 3.07 3.17 Ta = -40 to +85 C 2.92 3.07 3.22 V V V V Detection voltage hysteresis difference MB3793-42 50 100 150 mv VSHYS VSH - VSL MB3793-30 30 70 110 mv Clock-input threshold voltage VthCH - (1.4) 1.9 (2.5) V VthCL - (0.8) 1.3 (1.8) V Clock-input hysteresis VCHYS - (0.4) 0.6 (0.8) V Inhibition-input threshold voltage VthIN - 0.8 1.5 2.0 V Input current Reset output voltage CK1 CK2 INH MB3793-42 MB3793-30 IIH VCK = - 0 1.0 µa IIL VCK = 0 V -1.0 0 - µa VOH I = -5 ma 4.5 4.75 - V VOL I = +5 ma - 0.12 0.4 V VOH I = -3 ma 2.8 3.10 - V VOL I = +3 ma - 0.12 0.4 V Reset-output minimum power voltage L I = +50 µa - 0.8 1.2 V *At clock input pins CK1 and CK2, the pulse input frequency is 1 khz and the pulse amplitude is 0 V to. **Inhibition input is at High level. 12

2. AC Characteristics Power-on reset hold time Watchdog timer monitoring time Parameter Symbol Test Conditions *The voltage range is 10% to 90% at testing the reset output transition time. ( = +5 V (MB3793-42), = +3.3 V (MB3793-30), Ta = +25 C) Limits Min. Typical Max. Unit MB3793-42 80 130 180 ms tpr = 0.1 µf MB3793-30 30 75 120 ms MB3793-42 = 0.01 µf 7.5 15 22.5 ms twd MB3793-30 = 0.1 µf 8 16 24 ms MB3793-42 5 10 15 ms Watchdog timer reset time twr = 0.1 µf MB3793-42 2.0 5.5 9 ms Clock (CK1, CK2) input pulse duration tckw - 500 - - ns Reset () output transition time* Rising ttlh CL = 50pF - - 500 ns Falling tthl CL = 50pF - - 500 ns WATCHDOG TIMER USE EXAMPLE 1. Monitoring Two Clocks (5) (1) (2) (3) MB3793 CK1 (8) Microprocessor 1 CK Microprocessor 2 CK GND GND INH GND (6) (4) CK2 (7) 13

2. Monitoring Single Clock (5) (1) (2) (3) MB3793 CK1 (8) Microprocessor CK GND INH GND (6) (4) CK2 (7) 3. Watchdog Timer Stopping (5) (6) INH (1) (2) (3) MB3793 CK1 (8) Microprocessor 1 Microprocessor 2 CK CK HALT HALT GND GND GND (4) CK2 (7) 14

REFERENCE CHARACTERISTIC CURVES (FOR MB3793-42) Power Current - Power Voltage Detection Voltage - Ambient Temperature 40 Watchdog timer monitoring (VINH = 0 V) 4.5 Ta = -40 to +85 C 35 30 4.4 VSH (Ta = +25 C) MAX 25 Power current: ICC (µa) 20 15 10 Reset ( < VSH) Inhibited MB3793-42 Watchdog timer stopping (VINH = ) Detection voltage: VSH and VSL (V) 4.3 4.2 MAX TYP TYP MIN VSL VSH f = 1 khz Duty 10% VL = 0 V VH = V CC VINH 4.1 MIN VSL (Ta = +25 C) 0.01 µf 0.1 µf Ta = -40 to +85 C 0 1.0 2.0 3.0 4.0 5.0 6.0 7.0 8.0 9.0 10 Power voltage: (V) 4.0-40 -20 0 20 40 60 80 100 Ambient temperature: Ta ( C) Reset Output Voltage - Reset Output Current (P-MOS side) Reset Output Voltage - Reset Output Current (N-MOS side) Reset output voltage: V (V) 5.0 4.9 4.8 4.7 4.6 4.5 Ta = -40 C Ta = +25 C Reset output voltage: V (mv) 500 400 300 Ta -40 C +25 C +85 C V 98 mv 135 mv 167 mv RON 19.6 Ω 27 Ω 33.4 Ω I 5 ma Ta = +25 C 4.4 Ta = +85 C 200 Ta = +85 C 4.3 Ta V RON I 4.2 4.1-40 C +25 C +85 C 4.800 V 4.750 V 4.707 V 40 Ω 50 Ω 58.6 Ω -5 ma 100 Ta = -40 C 4.0 0-1 -2-3 -4-5 -6-7 -8-9 -10 Reset output current: I (ma) 0 0 1 2 3 4 5 6 7 8 9 10 Reset output current: I (ma) 15

7 Reset Output Voltage - Power Voltage Reset-on Reset Time - Ambient Temperature (when rising) 260 6 Pull-up resistance: 100 kω 240 220 Ta = -40 to +85 C Reset output voltage: V (V) 5 4 3 2 Ta = +85 C Power-on reset time: tpr (ms) 200 180 160 140 120 Ta = +25 C MAX TYP 1 Ta = +25 C 100 Ta = -40 C 0 0 1 2 3 4 5 6 7 80 60 MIN Power voltage: (V) 40 20 0-40 -20 0 20 40 60 80 100 Watchdog Timer Reset Time - Ambient Temperature (when monitoring) 26 Ambient temperature: Ta ( C) Watchdog Timer Monitoring Time - Ambient Temperature 26 24 24 22 Ta = -40 to +85 C 22 Ta = -40 to +85 C 20 20 Ta = +25 C MAX Watchdog timer reset time: twr (ms) 18 16 14 12 10 8 Ta = +25 C MAX TYP Watchdog timer monitoring time: t WD (ms) 18 16 14 12 10 8 TYP MIN 6 4 MIN 6 4 2 2 0-40 -20 0 20 40 60 80 100 0-40 -20 0 20 40 60 80 100 Ambient temperature: Ta ( C) Ambient temperature: Ta ( C) 16

Power-on Reset Time - Capacitance Reset Time - C TP Capacitance 10 4 10 3 10 3 Power-on reset time: tpr (ms) 10 2 10 1 1 10-1 Ta = +25 C Ta = -40 C Ta = +85 C Reset Time: twr (ms) 10 2 10 1 1 10-1 Ta = -40 C Ta = +25 C Ta = +85 C 10-4 10-3 10-2 10-1 1 10 1 10 2 Power-on reset time setting capacitance: (µf) 10-2 10-4 10-3 10-2 10-1 1 10 1 10 2 Power-on reset time setting capacitance: C TP (µf) Watchdog-Timer Monitoring Time - Capacitance (under Ta condition) Watchdog-Timer Monitoring Time - C TW Capacitance 10 4 10 3 Ta = -40 C 10 3 = 1 µf 10 2 10 2 Watchdog-timer monitoring time: twd (ms) 10 1 1 Ta = +85 C Ta = +25 C Watchdog-timer monitoring time: t WD (ms) 10 1 1 = 0.1 µf 10-1 10-1 C TP = 0.01 µf 10-5 10-4 10-3 10-2 10-1 1 10 1 Watchdog-timer monitoring time setting capacitance: (µf) 10-5 10-4 10-3 10-2 10-1 1 10 1 Watchdog-timer monitoring time setting capacitance: (µf) 17

PACKAGE DIMENSIONS 8-LEAD PLASTIC DUAL IN-LINE PACKAGE.370 +.016.012 (9.40 +0.40 ) 0.30 15 MAX INDEX.244±.010 (6.20±0.25).300(7.62) TYP.039 +.012 0 (0.99 +0.30 ) 0.035 +.014.012 +0.35 (0.89 0.30 ).060 +.012 0 +0.30 (1.52 0 ).010±.002 (0.25±0.05).172(4.36)MAX.020(0.51) MIN.118(3.00)MIN.100(2.54) TYP.018±.003 (0.46±0.08) 1991 FUJITSU LIMITED D08006S-2C Dimensions in inches (millimeters) 18

8-LEAD PLASTIC FLAT PACKAGE (CASE No.: FPT-8P-M02).199 +.010.008 +0.25 (5.05 0.20).061±.008 (MOUNTING HEIGHT) (1.55±0.20).006±.004 (STAND OFF HEIGHT) (0.15±0.10).154±.012 (3.90±0.30).236±.016 (6.00±0.40) 45.197±.012 (5.00±0.30).016(0.40).020±.008 (0.50±0.20).050(1.27) TYP.017±.004 (0.42±0.10) Ø.005(0.13) M.008±.002 (0.20±0.05) A Details of A part.016(0.40).150(3.81) REF.004(0.10).008(0.20).007(0.18) MAX.026(0.65) MAX 1991 FUJITSU LIMITED F08004S-2C Dimensions in inches (millimeters) 19

FUJITSU LIMITED For further information please contact: Japan FUJITSU LIMITED Corporate Global Business Support Division Electronic Devices KAWASAKI PLANT, 4-1-1, Kamikodanaka Nakahara-ku, Kawasaki-shi Kanagawa 211-88, Japan Tel: (044) 754-3753 Fax: (044) 754-3329 North and South America FUJITSU MICROELECTRONICS, INC. Semiconductor Division 3545 North First Street San Jose, CA 95134-1804, U.S.A. Tel: (408) 922-9000 Fax: (408) 432-9044/9045 Europe FUJITSU MIKROELEKTRONIK GmbH Am Siebenstein 6-10 63303 Dreieich-Buchschlag Germany Tel: (06103) 690-0 Fax: (06103) 690-122 Asia Pacific FUJITSU MICROELECTRONICS ASIA PTE. LIMITED No. 51 Bras Basah Road, Plaza By The Park, #06-04 to #06-07 Singapore 189554 Tel: 336-1600 Fax: 336-1609 All Rights Reserved. Circuit diagrams utilizing Fujitsu products are included as a means of illustrating typical semiconductor applications. Complete information sufficient for construction purposes is not necessarily given. The information contained in this document has been carefully checked and is believed to be reliable. However, Fujitsu assumes no responsibility for inaccuracies. The information contained in this document does not convey any license under the copyrights, patent rights or trademarks claimed and owned by Fujitsu. Fujitsu reserves the right to change products or specifications without notice. No part of this publication may be copied or reproduced in any form or by any means, or transferred to any third party without prior written consent of Fujitsu. The information contained in this document are not intended for use with equipments which require extremely high reliability such as aerospace equipments, undersea repeaters, nuclear control systems or medical equipments for life support. F9603 FUJITSU LIMITED Printed in Japan 20