SmartDesign MSS. How to Create a MSS and Fabric AMBA AHBLite/APB3 Design (MSS Master Mode)
|
|
|
- Eleanore Fields
- 10 years ago
- Views:
Transcription
1 SmartDesign MSS How to Create a MSS and Fabric AMBA AHBLite/APB3 Design (MSS Master Mode)
2 Libero IDE Software Table of Contents 1 Configuration and Connectivity MSS Configuration Create the FPGA Fabric and AMBA Subsystem Memory Map Computation General Formula Memory Map View A Product Support Contacting the Customer Technical Support Center Non-Technical Customer Service Revision 1 2
3 1 Configuration and Connectivity The SmartFusion Microcontroller Subsystem enables you to naturally extend the AMBA Bus into the FPGA fabric. You can configure the AMBA fabric interface as either APB3 or AHBLite depending on your design needs. A master and a slave bus interface is available in each mode. This document provides the essential steps to creating mixed MSS-FPGA fabric AMBA AHBLite/APB3 system using the MSS configurator available in the Libero IDE software. AHBLite peripherals are connected to the MSS using CoreAHBLite version or greater. APB peripherals are connected to the MSS using CoreAPB3 version or greater. The CoreAHBLite and CoreAPB3 cores are bridged using CoreAHBtoAPB3 version or greater. For more details about the Fabric Interface Controller (FIC), please refer to the Actel SmartFusion Microcontroller Subsystem User's Guide. MSS Configuration Step 1. Select the MSS FCLK (GLA0) to fabric clock clock ratio. Select the FAB_CLK divisor in the MSS Clock Management Configurator as shown Figure 1-1. You must perform post-layout static timing analysis to ensure that the design meets the timing requirements defined in the Clock Management Configurator. You may have to adjust the clock ratio between the MSS and the fabric to get a functional design. Figure 1-1 Select the MSS FCLK (GLA0) to Fabric Clock Clock Ratio Revision 1 3
4 Step 2. Select the MSS AMBA mode. Select the AHBLite Interface Type in the MSS Fabric Interface Configurator as shown in Figure 1-2. Figure 1-2 AHBLite Interface Selected Step 3. Promote the Fabric Interface AHBLite Bus Interface (BIF) master port (as shown in Figure 1-3). Enable the AHBLite Master Bus Interface (BIF) as shown in Figure 1-2. In the MSS configurator, right-click the Bus Interface master port (MSS Fabric Interface core) and choose Promote-to-top. The BIF master port will then be available to the next level of hierarchy (where the fabric extension needs to be implemented). Step 4. Promote FAB_CLK to make it a port (as shown in Figure 1-3). In the MSS configurator, right-click FAB_CLK (MSS Clock Management core) and choose Clear attribute, then right-click it again and choose Promote-to-top. The FAB_CLK port will then be available to the next level of hierarchy (where the fabric extension needs to be implemented). Note: Actel recommends that you not change the FAB_CLK top-level port name. The SmartDesign autoconnect feature only works if the FAB_CLK port name has not been changed. Step 5. Promote M2F_RESET_N to make it a port. In the MSS configurator, right-click M2F_RESET_N (MSS Reset Management core) and choose Clear attribute. The M2F_RESET_N port will then be available to the next level of hierarchy (where the fabric extension needs to be implemented). 4 Revision 1
5 Libero IDE Software Note: Actel recommends that you not change the M2F_RESET_N top level port name. The SmartDesign auto-connect feature only works if the M2F_RESET_N port name has not been changed. Figure 1-3 Promote FAB_CLK, M2F_RESET_N and APB3 Master Port Create the FPGA Fabric and AMBA Subsystem The fabric AMBA subsystem is created into a regular SmartDesign component, and then the MSS component is instantiated into that component (as shown in Figure 1-4). Step 1. Instantiate and configure CoreAHBLite. Select the Memory Mode 1 as shown in Figure 1-4. This mode provides 15 64KB slots that can be used to connect 15 AHBLite slaves. You may ignore the 16 4KB clients slots (mapped into Slot 4) and the huge slot as they are irrelevant in this particular MSS master configuration. Enable the slots that you are planning on using for your application. Enable the slots from the ENABLE Master1 AHBLite Slave Slots group as shown in the figure below. Only slots 5 to 15 Revision 1 5
6 can be used when CoreAHBLite is connected to the MSS component. See the "Memory Map Computation" on page 9. Figure 1-4 Configuring AHBLite: Memory Mode and Slave Slots Step 2. Instantiate Core AHB to APB3 Step 3. Instantiate and configure CoreAPB3 Select the direct addressing mode. Select the 32-bit APB bus master data bus width. It is the width of the MSS AMBA data bus width. Disable the slots that you do not plan on using for your application. All slots are available. See the "Memory Map Computation" on page 9 for more details about slot sizes and slave/slot connection. 6 Revision 1
7 Libero IDE Software Select the APB slot size as 4KB or below as shown in Figure 1-5. Assuming that you have selected 64KB slot sizes for CoreAHBLite, then the maximum size of the slots on CoreAPB3 (16 slots) is 64KB/16 = 4KB when going through CoreAHBtoAPB3. Figure 1-5 Select the APB Slot Size Step 5. Instantiate and configure AMBA AHBLite and APB peripherals in your design. Step 6. Connect the subsystem together. This can be done automatically or manually. Automatic Connection - The SmartDesign auto-connect feature (available from the SmartDesign Menu, toolbar or by right-clicking the Canvas) will automatically connect the subsystem clocks and resets and present you with a memory map editor where you can assign the AHBLite and APB slaves to the proper addresses. Note that the auto-connect feature performs the clock and reset connections only if the FAB_CLK and M2F_RESET_N port names have not been changed on the MSS component. Figure 1-6 SmartDesign Memory Map Editor - AHBLite Slaves Revision 1 7
8 Figure 1-7 SmartDesign Memory Map Editor - APB Slaves Manual Connection- Connect the subsystem as follows: Connect the CoreAHBLite mirrored-master BIF M0 or M1 to the MSS Master BIF (as shown in Figure 1-8). Use M1 if you plan to create a multi-master subsystem where you have a master in the fabric that requires the remap feature and thus needs to be connected to M0. Connect the slave BIF of CoreAHBtoAPB3 to the mirrored slave BIF of CoreAHBLite. Connect the CoreAPB3 mirrored-master BIF to the MSS master BIF. Connect the APB and AHBLite slaves to the proper slots as per your memory map specification. Connect FAB_CLK to HCLK/PCLK of all AHBLite/APB peripherals in your design. Connect M2F_RESET_N to HRESET/PRESET of all AHBLite/APB peripherals in your design. Figure 1-8 Manual Connections in Subsystem 8 Revision 1
9 2 Memory Map Computation General Formula For AHBLite, the slot size is always 64KB slots = slots (0x10000). For each AHBLite slots 5 to 15 (slots 0 to 4 are prohibited as per the CortexM3 memory map), the address of the client peripheral is: 0x (AHBLite slot number * 0x10000). For each APB3 slots (all slots available), the address of the client peripheral is: 0x (AHBLite slot number * 0x10000) + (APB3 slot number * APB3 slot size). Note: The base address for the fabric is fixed at 0x , but to simplify the memory map equation we are showing the base address as 0x Memory Map View You can see the system memory map by using the SmartDesign Memory Map / Data Sheet feature (from the SmartDesign menu in the Libero IDE Project Manager). For example, Figure 2-1 is the memory map generated for the subsystem shown in Figure 1-8 on page 8. Figure 2-1 Memory Map Revision 1 9
10
11 A Product Support The Microsemi SoC Products Group backs its products with various support services including a Customer Technical Support Center and Non-Technical Customer Service. This appendix contains information about contacting the SoC Products Group and using these support services. Contacting the Customer Technical Support Center Microsemi staffs its Customer Technical Support Center with highly skilled engineers who can help answer your hardware, software, and design questions. The Customer Technical Support Center spends a great deal of time creating application notes and answers to FAQs. So, before you contact us, please visit our online resources. It is very likely we have already answered your questions. Technical Support Microsemi customers can receive technical support on Microsemi SoC products by calling Technical Support Hotline anytime Monday through Friday. Customers also have the option to interactively submit and track cases online at My Cases or submit questions through anytime during the week. Web: Phone (North America): Phone (International): [email protected] ITAR Technical Support Microsemi customers can receive ITAR technical support on Microsemi SoC products by calling ITAR Technical Support Hotline: Monday through Friday, from 9 AM to 6 PM Pacific Time. Customers also have the option to interactively submit and track cases online at My Cases or submit questions through anytime during the week. Web: Phone (North America): ITAR Phone (International): [email protected] Non-Technical Customer Service Contact Customer Service for non-technical product support, such as product pricing, product upgrades, update information, order status, and authorization. Microsemi s customer service representatives are available Monday through Friday, from 8 AM to 5 PM Pacific Time, to answer non-technical questions. Phone: Revision 1 11
12 Microsemi Corporation (NASDAQ: MSCC) offers the industry s most comprehensive portfolio of semiconductor technology. Committed to solving the most critical system challenges, Microsemi s products include high-performance, high-reliability analog and RF devices, mixed signal integrated circuits, FPGAs and customizable SoCs, and complete subsystems. Microsemi serves leading system manufacturers around the world in the defense, security, aerospace, enterprise, commercial, and industrial markets. Learn more at Corporate Headquarters Microsemi Corporation 2381 Morse Avenue Irvine, CA USA Phone Fax SoC Products Group 2061 Stierlin Court Mountain View, CA USA Phone Fax SoC Products Group (Europe) River Court, Meadows Business Park Station Approach, Blackwatery Camberley Surrey GU17 9AB United Kingdom Phone +44 (0) Fax +44 (0) SoC Products Group (Japan) EXOS Ebisu Building 4F Ebisu Shibuya-ku Tokyo 150 Japan Phone Fax SoC Products Group (Hong Kong) Room 2107, China Resources Building 26 Harbour Road Wanchai, Hong Kong Phone Fax Microsemi Corporation. All rights reserved. Microsemi and the Microsemi logo are trademarks of Microsemi Corporation. All other trademarks and service marks are the property of their respective owners /11.10
SmartDesign MSS. Clock Configuration
SmartDesign MSS Clock Configuration Table of Contents Configuration Options.............................................................. 3 CLK (x= A/B/C) Reference Clocks...........................................................
Developing an Application on Core8051s IP-Based Embedded Processor System Using Firmware Catalog Drivers. User s Guide
Developing an Application on Core8051s IP-Based Embedded Processor System Using Firmware Catalog Drivers User s Guide Developing an Application on Core8051s IP-Based Embedded Processor System Using Firmware
Configuring Serial Terminal Emulation Programs
Configuring Serial Terminal Emulation Programs Table of Contents Configuring Serial Terminal Emulation Programs: An Introduction... 3 HyperTerminal... 3 Configuring HyperTerminal... 3 Tera Term Pro...
SmartFusion csoc: Mixed Signal Power Manager Customizing the MPM Reference Design
Application Note AC385 SmartFusion csoc: Mixed Signal Power Manager Customizing the MPM Reference Design Table of Contents Introduction................................................ 1 Power Management
SmartFusion csoc: Basic Bootloader and Field Upgrade envm Through IAP Interface
Application Note AC372 SmartFusion csoc: Basic Bootloader and Field Upgrade envm Through IAP Interface Table of Contents Introduction................................................ 1 Introduction to Field
Developing Embedded Applications with ARM Cortex TM -M1 Processors in Actel IGLOO and Fusion FPGAs. White Paper
Developing Embedded Applications with ARM Cortex TM -M1 Processors in Actel IGLOO and Fusion FPGAs White Paper March 2009 Table of Contents Introduction......................................................................
Fusion Embedded Development Kit. Webserver Demo User s Guide
Fusion Embedded Development Kit Webserver Demo User s Guide Actel Corporation, Mountain View, CA 94043 2009 Actel Corporation. All rights reserved. Printed in the United States of America Part Number:
Libero IDE Quick Start Guide. for Software v9.0
Libero IDE Quick Start Guide for Software v9.0 Libero IDE Quick Start Guide Table of Contents Introduction...................................................................... 3 Design Overview...........................................................................
SmartFusion csoc: Interfacing with OLED using I2C
Application Note AC347 SmartFusion csoc: Interfacing with OLED using I2C Table of Contents Introduction................................................ 1 Design Example Overview........................................
Using UART with a SmartFusion csoc. Libero SoC and SoftConsole Flow Tutorial
Using UART with a SmartFusion csoc Libero SoC and SoftConsole Flow Tutorial Using UART with a SmartFusion csoc Libero SoC and SoftConsole Flow Tutorial Table of Contents Introduction... 3 Tutorial Requirements...
Power over Ethernet for VoIP Applications. White Paper
Power over Ethernet for VoIP Applications White Paper June 2011 Unified Communications Today s business environment requires constant improvement in technology to support the Unified Communications (UC)
SmartFusion2 SoC FPGA High Speed Serial and DDR Interfaces. User s Guide
SmartFusion2 SoC FPGA High Speed Serial and DDR Interfaces User s Guide SmartFusion2 SoC FPGA High Speed Serial and DDR Interfaces User s Guide Table of Contents 1 SERDESIF Block..................................................................-5
Microsemi SoC Products Group (formerly Actel) License Troubleshooting Guide
Microsemi SoC Products Group (formerly Actel) License Troubleshooting Guide This document does not replace the License Installation Instructions that are emailed with the Microsemi SoC Products Group Software
The Case for Midspans vs. Switches for PoE Deployment
The Case for Midspans vs. Switches for PoE Deployment White Paper February 2012 Overview There are two ways to deploy the latest high-power PoE technology: by upgrading the network switch, or by installing
Power over Ethernet Solutions for Campus Environments. White Paper
Power over Ethernet Solutions for Campus Environments White Paper October 2011 Campus Networks Today s campus environments experience constant growth and improvements in technology to provide students
How To Design A Single Chip System Bus (Amba) For A Single Threaded Microprocessor (Mma) (I386) (Mmb) (Microprocessor) (Ai) (Bower) (Dmi) (Dual
Architetture di bus per System-On On-Chip Massimo Bocchi Corso di Architettura dei Sistemi Integrati A.A. 2002/2003 System-on on-chip motivations 400 300 200 100 0 19971999 2001 2003 2005 2007 2009 Transistors
7a. System-on-chip design and prototyping platforms
7a. System-on-chip design and prototyping platforms Labros Bisdounis, Ph.D. Department of Computer and Communication Engineering 1 What is System-on-Chip (SoC)? System-on-chip is an integrated circuit
Designing a System-on-Chip (SoC) with an ARM Cortex -M Processor
Designing a System-on-Chip (SoC) with an ARM Cortex -M Processor A Starter Guide Joseph Yiu November 2014 version 1.02 27 Nov 2014 1 - Background Since the ARM Cortex -M0 Processor was released a few years
R&D Engineer. equipment. the power
Application Note APT0406 Using NTC Temperature sensor integrated into power module Pierre-Laurent Doumergue R&D Engineer Microsemi Power Module Products 26 rue de Campilleau 33 520 Bruges, France Introduction:
Programming Audio Applications in the i.mx21 MC9328MX21
Freescale Semiconductor Application Note Document Number: AN2628 Rev. 1, 10/2005 Programming Audio Applications in the MC9328MX21 by: Alfred Sin 1 Abstract The MC9328MX21 () processor has two dedicated
Applying the Benefits of Network on a Chip Architecture to FPGA System Design
Applying the Benefits of on a Chip Architecture to FPGA System Design WP-01149-1.1 White Paper This document describes the advantages of network on a chip (NoC) architecture in Altera FPGA system design.
Hot and Surprise Plug Recommendations for Enterprise PCIe Switches in the Data Center (Short Form)
. White Paper Hot and Surprise Plug Recommendations for Enterprise PCIe Switches in the Data Center (Short Form) Preliminary May, 2016 Abstract This short form white paper describes the software and hardware
SoC-Based Microcontroller Bus Design In High Bandwidth Embedded Applications
SoC-Based Microcontroller Bus Design In High Bandwidth Embedded Applications White Paper Abstract 32-bit embedded designs increasingly require real-time control of highbandwidth data streams over a network.
CCGA to FBGA Adapter Sockets
Application Note AC275 CCGA to FBGA Adapter Sockets Table of Contents Introduction................................................ 1 The CCGA to FBGA Adapter Socket................................... 1
Enabling compliance with PLM audit management
Enabling compliance with PLM audit management White Paper Verifying control of intellectual property and compliance with security and regulatory requirements You can use Teamcenter software s PLM audit
ARM Cortex-M1-Enabled IGLOO. Development Kit User s Guide
ARM Cortex-M1-Enabled IGLOO Development Kit User s Guide ARM Cortex-M1-Enabled IGLOO Development Kit User s Guide Table of Contents Introduction......................................................................
SoC IP Interfaces and Infrastructure A Hybrid Approach
SoC IP Interfaces and Infrastructure A Hybrid Approach Cary Robins, Shannon Hill ChipWrights, Inc. ABSTRACT System-On-Chip (SoC) designs incorporate more and more Intellectual Property (IP) with each year.
Using Global Resources in Actel ProASIC3/E Devices
Application Note Using Global Resources in Actel ProASIC3/E Devices Introduction Actel ProASIC3/E FPGA devices offer a powerful, low-delay VersaNet global network scheme and have extensive support for
etpu Host Interface by:
Freescale Semiconductor Application Note AN2821 Rev. 2, 08/2007 etpu Host Interface by: David Paterson Ming Li MCD Applications 1 Introduction This application note discusses the enhanced Time Processing
AN974 APPLICATION NOTE
AN974 APPLICATION NOTE Real time clock with ST7 Timer Output Compare By MCD Application Team 1 INTRODUCTION The purpose of this note is to present how to use the ST7 Timer output compare function. As an
Going from Virtex-2 pro to SmartFusion2 Learning by doing (mistakes)
Going from Virtex-2 pro to SmartFusion2 Learning by doing (mistakes) On behalf of the RCU2 collaboration: Johan Alme ([email protected]) FPGA Forum 2015, Trondheim 11. 12. Februar 2015 Outline This is
Using Altera MAX Series as Microcontroller I/O Expanders
2014.09.22 Using Altera MAX Series as Microcontroller I/O Expanders AN-265 Subscribe Many microcontroller and microprocessor chips limit the available I/O ports and pins to conserve pin counts and reduce
AVR317: Using the Master SPI Mode of the USART module. 8-bit Microcontrollers. Application Note. Features. Introduction
AVR317: Using the Master SPI Mode of the USART module Features Enables Two SPI buses in one device Hardware buffered SPI communication Polled communication example Interrupt-controlled communication example
DC to 30GHz Broadband MMIC Low-Power Amplifier
DC to 30GHz Broadband MMIC Low-Power Amplifier Features Integrated LFX technology: Simplified low-cost assembly Drain bias inductor not required Broadband 45GHz performance: Good gain (10 ± 1.25dB) 14.5dBm
RoHS / Lead-Free Initiative. Microsemi Analog Mixed Signal Group
RoHS / Lead-Free Initiative Microsemi Analog Mixed Signal Group Table of Contents RoHS / Pb-Free Initiative............................................... 3 RoHS / Pb-Free Transition Strategy......................................
A DIY Hardware Packet Sniffer
A DIY Hardware Packet Sniffer Affordable Penetration Testing for the Individual Veronica Swanson: University of California, Irvine CyberSecurity for the Next Generation North American Round, New York 15
AT89C5131A Starter Kit... Software User Guide
AT89C5131A Starter Kit... Software User Guide Table of Contents Section 1 Introduction... 1-1 1.1 Abbreviations...1-1 Section 2 Getting Started... 2-3 2.1 Hardware Requirements...2-3 2.2 Software Requirements...2-3
MPC8245/MPC8241 Memory Clock Design Guidelines: Part 1
Freescale Semiconductor AN2164 Rev. 4.1, 03/2007 MPC8245/MPC8241 Memory Clock Design Guidelines: Part 1 by Esther C. Alexander RISC Applications, CPD Freescale Semiconductor, Inc. Austin, TX This application
PAC52XX Clock Control Firmware Design
APPLICATION NOTE PAC52XX Clock Control Firmware Design TM Marc Sousa Senior Manager, Systems and Firmware www.active-semi.com Copyright 2014 Active-Semi, Inc. TABLE OF CONTENTS APPLICATION NOTE... 1 Table
Architectures, Processors, and Devices
Architectures, Processors, and Devices Development Article Copyright 2009 ARM Limited. All rights reserved. ARM DHT 0001A Development Article Copyright 2009 ARM Limited. All rights reserved. Release Information
Identity-Based Traffic Logging and Reporting
Application Note Identity-Based Traffic Logging and Reporting Using UAC in Conjunction with NSM and Infranet Enforcers to Give Additional, User-Identified Visibility into Network Traffic Juniper Networks,
Verilog. Simulation Guide
Verilog Simulation Guide Verilog Simulation Guide Table of Contents Introduction...................................................................... 3 Document Assumptions......................................................................
Concept Engineering Adds JavaScript-based Web Capabilities to Nlview at DAC 2016
KAL - Large IP Cores: Memory Controllers: SD/SDIO 2.0/3.0 Controller SDRAM Controller DDR/DDR2/DDR3 SDRAM Controller NAND Flash Controller Flash/EEPROM/SRAM Controller Dear , Concept Engineering
8-bit Microcontroller. Application Note. AVR134: Real-Time Clock (RTC) using the Asynchronous Timer. Features. Theory of Operation.
AVR134: Real-Time Clock (RTC) using the Asynchronous Timer Features Real-Time Clock with Very Low Power Consumption (4µA @ 3.3V) Very Low Cost Solution Adjustable Prescaler to Adjust Precision Counts Time,
IRTC Compensation and 1 Hz Clock Generation
Freescale Semiconductor Document Number: AN4257 Application Note Rev. 0, January 2011 IRTC Compensation and 1 Hz Clock Generation by: Derek Liu Applications Engineering Shanghai 1 Introduction The MC9S08GW64
Understanding LCD Memory and Bus Bandwidth Requirements ColdFire, LCD, and Crossbar Switch
Freescale Semiconductor Application Note Document Number: AN3606 Rev. 0, 03/2008 Understanding LCD Memory and Bus Bandwidth Requirements ColdFire, LCD, and Crossbar Switch by: Melissa Hunter TSPG Applications
Altera Error Message Register Unloader IP Core User Guide
2015.06.12 Altera Error Message Register Unloader IP Core User Guide UG-01162 Subscribe The Error Message Register (EMR) Unloader IP core (altera unloader) reads and stores data from the hardened error
December 2002, ver. 1.0 Application Note 285. This document describes the Excalibur web server demonstration design and includes the following topics:
Excalibur Web Server Demonstration December 2002, ver. 1.0 Application Note 285 Introduction This document describes the Excalibur web server demonstration design and includes the following topics: Design
PowerQUICC II Pro (MPC83xx) PCI Agent Initialization
Freescale Semiconductor Application Note Document Number: AN3373 Rev. 0, 04/2007 PowerQUICC II Pro (MPC83xx) PCI Agent Initialization by: David Smith Field Application Engineering Raleigh, NC In many designs,
AVR1309: Using the XMEGA SPI. 8-bit Microcontrollers. Application Note. Features. 1 Introduction SCK MOSI MISO SS
AVR1309: Using the XMEGA SPI Features Introduction to SPI and the XMEGA SPI module Setup and use of the XMEGA SPI module Implementation of module drivers Polled master Interrupt controlled master Polled
System Performance Analysis of an All Programmable SoC
XAPP1219 (v1.1) November 5, 2015 Application Note: Zynq-7000 AP SoC System Performance Analysis of an All Programmable SoC Author: Forrest Pickett Summary This application note educates users on the evaluation,
From Bus and Crossbar to Network-On-Chip. Arteris S.A.
From Bus and Crossbar to Network-On-Chip Arteris S.A. Copyright 2009 Arteris S.A. All rights reserved. Contact information Corporate Headquarters Arteris, Inc. 1741 Technology Drive, Suite 250 San Jose,
AT91 ARM Thumb Microcontrollers. Application Note. Interfacing a PC Card to an AT91RM9200-DK. Introduction. Hardware Interface
Interfacing a PC Card to an AT91RM9200-DK Introduction This Application Note describes the implementation of a PCMCIA interface on an AT91RM9200 Development Kit (DK) using the External Bus Interface (EBI).
Network connectivity controllers
Network connectivity controllers High performance connectivity solutions Factory Automation The hostile environment of many factories can have a significant impact on the life expectancy of PCs, and industrially
Introduction. Cortex-M1 Enabled Fusion. Key Features. Development Kit User s Guide. Version 1.1
Cortex-M1 Enabled Fusion Development Kit User s Guide Introduction Version 1.1 Thank you for purchasing the Actel Cortex-M1 Enabled Fusion TM Development Kit. Key Features In-system configurable analog
STM32 F-2 series High-performance Cortex-M3 MCUs
STM32 F-2 series High-performance Cortex-M3 MCUs STMicroelectronics 32-bit microcontrollers, 120 MHz/150 DMIPS with ART Accelerator TM and advanced peripherals www.st.com/mcu STM32 F-2 series The STM32
8-bit Microcontroller. Application Note. AVR400: Low Cost A/D Converter
AVR400: Low Cost A/D Converter Features Interrupt Driven : 23 Words Low Use of External Components Resolution: 6 Bits Measurement Range: 0-2 V Runs on Any AVR Device with 8-bit Timer/Counter and Analog
AVR319: Using the USI module for SPI communication. 8-bit Microcontrollers. Application Note. Features. Introduction
AVR319: Using the USI module for SPI communication Features C-code driver for SPI master and slave Uses the USI module Supports SPI Mode 0 and 1 Introduction The Serial Peripheral Interface (SPI) allows
Building an Embedded Processor System on a Xilinx Zync FPGA (Profiling): A Tutorial
Building an Embedded Processor System on a Xilinx Zync FPGA (Profiling): A Tutorial Embedded Processor Hardware Design January 29 th 2015. VIVADO TUTORIAL 1 Table of Contents Requirements... 3 Part 1:
PCB Project (*.PrjPcb)
Project Essentials Summary The basis of every design captured in Altium Designer is the project. This application note outlines the different kinds of projects, techniques for working on projects and how
VON BRAUN LABS. Issue #1 WE PROVIDE COMPLETE SOLUTIONS ULTRA LOW POWER STATE MACHINE SOLUTIONS VON BRAUN LABS. State Machine Technology
VON BRAUN LABS WE PROVIDE COMPLETE SOLUTIONS WWW.VONBRAUNLABS.COM Issue #1 VON BRAUN LABS WE PROVIDE COMPLETE SOLUTIONS ULTRA LOW POWER STATE MACHINE SOLUTIONS State Machine Technology IoT Solutions Learn
Simplifying Embedded Hardware and Software Development with Targeted Reference Designs
White Paper: Spartan-6 and Virtex-6 FPGAs WP358 (v1.0) December 8, 2009 Simplifying Embedded Hardware and Software Development with Targeted Reference Designs By: Navanee Sundaramoorthy FPGAs are becoming
Enabling Security in ProASIC 3 FPGAs with Hardware and Software Features
Enabling Security in ProASIC 3 FPGAs with Hardware and Software Features Hans Schmitz Area Technical Manager / Field Applications Engineer September 2, 2009 Abstract Two types of security features available
LogiCORE IP AXI Performance Monitor v2.00.a
LogiCORE IP AXI Performance Monitor v2.00.a Product Guide Table of Contents IP Facts Chapter 1: Overview Target Technology................................................................. 9 Applications......................................................................
AND8336. Design Examples of On Board Dual Supply Voltage Logic Translators. Prepared by: Jim Lepkowski ON Semiconductor. http://onsemi.
Design Examples of On Board Dual Supply Voltage Logic Translators Prepared by: Jim Lepkowski ON Semiconductor Introduction Logic translators can be used to connect ICs together that are located on the
Figure 1. 8-Bit USB Debug Adapter
8-BIT USB DEBUG ADAPTER USER S GUIDE 1. Introduction The 8-bit USB Debug Adapter (UDA) provides the interface between the PC s USB port and the Silicon Labs 8-bit target device s in-system debug/programming
Flexible Active Shutter Control Interface using the MC1323x
Freescale Semiconductor Document Number: AN4353 Application Note Rev. 0, 9/2011 Flexible Active Shutter Control Interface using the MC1323x by: Dennis Lui Freescale Hong Kong 1 Introduction This application
LatticeECP2/M S-Series Configuration Encryption Usage Guide
Configuration Encryption Usage Guide June 2013 Introduction Technical Note TN1109 All Lattice FPGAs provide configuration data read security, meaning that a fuse can be set so that when the device is read
MX PIC24F Educational Module User Manual
MX PIC24F Educational Module User Manual Revision History Date Description Initial release. Table of Contents 1. Introduction... 3 1.1. Package Contents... 3 1.2. Key Hardware Features... 4 2. Hardware
Embedded Development Tools
Embedded Development Tools Software Development Tools by ARM ARM tools enable developers to get the best from their ARM technology-based systems. Whether implementing an ARM processor-based SoC, writing
Hydras 3 LT Quick Start
Catalog Number 6234218 Hydras 3 LT Quick Start SOFTWARE MANUAL December 2005, Edition 2 Hach Company, 2005. All rights reserved. Printed in the U.S.A. Catalog Number 6234218 Hydras 3 LT SOFTWARE MANUAL
Block 3 Size 0 KB 0 KB 16KB 32KB. Start Address N/A N/A F4000H F0000H. Start Address FA000H F8000H F8000H F8000H. Block 2 Size 8KB 16KB 16KB 16KB
APPLICATION NOTE M16C/26 1.0 Abstract The following article describes using a synchronous serial port and the FoUSB (Flash-over-USB ) Programmer application to program the user flash memory of the M16C/26
HANDLING SUSPEND MODE ON A USB MOUSE
APPLICATION NOTE HANDLING SUSPEND MODE ON A USB MOUSE by Microcontroller Division Application Team INTRODUCTION All USB devices must support Suspend mode. Suspend mode enables the devices to enter low-power
Keysight Technologies N1918A Power Analysis Manager and U2000 Series USB Power Sensors. Demo Guide
Keysight Technologies N1918A Power Analysis Manager and U2000 Series USB Power Sensors Demo Guide Introduction This demonstration guide helps you to get familiar with the basic setup and coniguration requirements
Software Real Time Clock Implementation on MC9S08LG32
Freescale Semiconductor Document Number: AN4478 Rev. 0, 03/2012 Software Real Time Clock Implementation on MC9S08LG32 by: Nitin Gupta Automotive and Industrial Solutions Group 1 Introduction The MC9S08LG32
MCF54418 NAND Flash Controller
Freescale Semiconductor Application Note Document Number: AN4348 Rev. 0, 09/2011 MCF54418 NAND Flash Controller by: Liew Tsi Chung Applications Engineer 1 Introduction The ColdFire MCF5441x family is the
TR-3 Channel Editor. Software Manual
TR-3 Channel Editor Software Manual Trilithic Company Profile Trilithic is a privately held manufacturer founded in 1986 as an engineering and assembly company that built and designed customer-directed
UM1727 User manual. Getting started with STM32 Nucleo board software development tools. Introduction
User manual Getting started with STM32 Nucleo board software development tools Introduction The STM32 Nucleo board (NUCLEO-F030R8, NUCLEO-F072RB, NUCLEO-F103RB, NUCLEO-F302R8, NUCLEO-F401RE, NUCLEO-L152RE)
Qsys System Design Tutorial
2015.05.04 TU-01006 Subscribe This tutorial introduces you to the Qsys system integration tool available with the Quartus II software. This tutorial shows you how to design a system that uses various test
Libero SoC for Enhanced Constraint Flow v11.7
Libero SoC for Enhanced Constraint Flow v11.7 User s Guide NOTE: PDF files are intended to be viewed on the printed page; links and cross-references in this PDF file may point to external files and generate
DP Hi-Speed USB 4-Port PCIe Quick Installation Guide
Introduction DP Hi-Speed USB 4-Port PCIe Quick Installation Guide The DP Hi-Speed USB 4-Port PCIe adds 4 high-speed USB 2.0 ports to your system. Features and Benefits Compliant with USB specifications
USBSPYDER08 Discovery Kit for Freescale MC9RS08KA, MC9S08QD and MC9S08QG Microcontrollers User s Manual
USBSPYDER08 Discovery Kit for Freescale MC9RS08KA, MC9S08QD and MC9S08QG Microcontrollers User s Manual Copyright 2007 SofTec Microsystems DC01197 We want your feedback! SofTec Microsystems is always on
ARM Cortex -M1 Embedded Processor Tutorial. for Fusion Mixed Signal FPGAs
ARM Cortex -M1 Embedded Processor Tutorial for Fusion Mixed Signal FPGAs ARM Cortex -M1 Embedded Processor Tutorial Table of Contents Introduction... 5 Tutorial Requirements... 5 1 Design Overview... 7
CoreLink QoS-301 Network Interconnect Advanced Quality of Service
CoreLink QoS-301 Network Interconnect Advanced Quality of Service Revision: r0p1 Technical Reference Manual Copyright 2010-2011 ARM. All rights reserved. ARM DDI 0451B () CoreLink QoS-301 Network Interconnect
Maestro Processor Backup Battery, CP Server, and CP FPGA Upgrade
Maestro Processor Backup Battery, CP Server, and CP FPGA Upgrade Maestro Multi-format Master Control Field Modification Note REFERENCE ECO: 459P 075079500 October 24, 2007 Contacting Grass Valley International
8Gb Fibre Channel Adapter of Choice in Microsoft Hyper-V Environments
8Gb Fibre Channel Adapter of Choice in Microsoft Hyper-V Environments QLogic 8Gb Adapter Outperforms Emulex QLogic Offers Best Performance and Scalability in Hyper-V Environments Key Findings The QLogic
Atmel AVR4921: ASF - USB Device Stack Differences between ASF V1 and V2. 8-bit Atmel Microcontrollers. Application Note. Features.
Atmel AVR4921: ASF - USB Device Stack Differences between ASF V1 and V2 Features Advantages Implementation differences Integration Migration from stack V1 to stack V2 8-bit Atmel Microcontrollers Application
EEPROM PROGRAMMING FOR PCIe UARTs
EEPROM PROGRAMMING FOR PCIe UARTs 1.0 INTRODUCTION Exar s PCIe family of UARTs provides an interface to an Electrically Erasable Programmable Read Only Memory (EEPROM). The EEPROM is for storing information
Detecting a CPM Overload on the PowerQUICC II
Freescale Semiconductor Application Note Document Number: AN2547 Rev. 1, 11/2006 Detecting a CPM Overload on the PowerQUICC II by Qiru Zou NCSD Applications Freescale Semiconductor, Inc. Austin, TX This
ARM Ltd 110 Fulbourn Road, Cambridge, CB1 9NJ, UK. *[email protected]
Serial Wire Debug and the CoreSight TM Debug and Trace Architecture Eddie Ashfield, Ian Field, Peter Harrod *, Sean Houlihane, William Orme and Sheldon Woodhouse ARM Ltd 110 Fulbourn Road, Cambridge, CB1
ni.com/sts NI Semiconductor Test Systems
ni.com/sts NI Semiconductor Test Systems Lower the Cost of Test With Semiconductor Test Systems The Semiconductor Test System (STS) series features fully production-ready test systems that use NI technology
Windows 7: Using USB TAP on a Classic CodeWarrior Installation (MGT V9.2 DSC V8.3)
Freescale Semiconductor Document Number: AN4338 Application Note Rev. 1.0, 12/2011 Windows 7: Using USB TAP on a Classic CodeWarrior Installation (MGT V9.2 DSC V8.3) Technical Information & Commercial
Project Manager Editor & Debugger
TM IDE for Microcontrollers Quick Start µvision2, the new IDE from Keil Software, combines Project Management, Source Code Editing, and Program Debugging in one powerful environment. This Quick Start guide
Atmel s Self-Programming Flash Microcontrollers
Atmel s Self-Programming Flash Microcontrollers By Odd Jostein Svendsli, Marketing Manager Summary The third-generation Flash microcontrollers from Atmel are now available. These microcontrollers offer
Initializing the TSEC Controller
Freescale Semiconductor Application Note Document Number: AN2925 Rev. 0, 11/2005 Initializing the TSEC Controller by Ahsan Kabir Digital Systems Division Freescale Semiconductor, Inc. Austin, TX This application
SMARTCARD XPRO. Preface. SMART ARM-based Microcontrollers USER GUIDE
SMART ARM-based Microcontrollers SMARTCARD XPRO USER GUIDE Preface Atmel SMARTCARD Xplained Pro is an extension board to the Atmel Xplained Pro evaluation platform. Atmel SMARTCARD Xplained Pro is designed
PrimeCell Synchronous Serial Port (PL022) ARM. Technical Reference Manual. Revision: r1p4
ARM PrimeCell Synchronous Serial Port (PL022) Revision: r1p4 Technical Reference Manual Copyright 2000-2001, 2009, 2011, 2016. All rights reserved. ARM DDI 0194H () ARM PrimeCell Synchronous Serial Port
Keysight M9485A PXIe Multiport Vector Network Analyzer. Configuration Guide
Keysight M9485A PXIe Multiport Vector Network Analyzer Configuration Guide 02 Keysight M9485A PXIe Multiport Vector Network Analyzer - Configuration Guide Ordering Guide The following steps will guide
