Photonic Networks for Data Centres and High Performance Computing
|
|
- Brenda Tyler
- 8 years ago
- Views:
Transcription
1 Photonic Networks for Data Centres and High Performance Computing Philip Watts Department of Electronic Engineering, UCL Yury Audzevich, Nick Barrow-Williams, Robert Mullins, Simon Moore, Andrew Moore Computer Laboratory, University of Cambridge
2 Motivation Future digital services are reliant on power efficient computers Data centres, large servers, scientific computing Power management is now the primary issue 200 W/chip thermal limit reached Interconnect accounts for majority of power consumption Transistors scale, wires don t Can t continue to exploit Moore s Law without dealing with interconnect power issue Power of Computation vs. Communication Transfer 32b across chip Transfer 32b off-chip 130nm CMOS (2002) 20 computations 260 computations Polymer Waveguides 45nm CMOS (2008) 57 computations 1300 computations Increase +285% +500% Many developments are addressing this issue: 3D stacked memory Non-volatile unified memory Photonic interconnect MEMORY CACHE CORES PHOTONIC NETWORK 3D Computer Chip Optical PCB Optical Backplane
3 DEMUX Components of a Photonic C2C Interconnect Hybrid Si Laser (UCSB/Intel) Si/SiO 2 Waveguides 400 x 200 nm, Bend Radius few μm Germanium Photodiodes integrated with Silicon waveguides 3 x 1 μm (Intel) Chip #1 Chip #2 Tx Silicon ring resonators can modulate, filter and switch Tx MUX X Tx 16 x 16 integrated SOA switch (Cambridge/Eindhoven) Polymer waveguides in standard FR4 PCB (Cambridge)
4 Characteristics of Photonic Networks Photonics offers very high bandwidth (WDM) over long distances with lower power Photonics favours circuit switching No viable optical buffer exists End-to-end paths required Computer architectures favours packet switching Message sizes in Shared Memory systems 64-bits Design implications of complete computer systems with photonic interconnect are not clear Traditional Electronic Networks 3D Mesh Fat Tree Edge Buffered Photonic Network Optical Network 4
5 On-chip Lasers or Off-chip Power Supply On chip laser approach Avoid losses in distribution and getting light onto chip Can be rapidly power gated ( ns) Photonic power supply (PPS) approach Only compact and low drive power components need to be on-chip Single optical power supply can be used for multiple devices We can t store photons any generated light is dissipated mainly onchip Unlikely that efficiency of optical power supply will be >20% Efficiency of electronic power supply can be >80% and is naturally dynamic PHOTONIC POWER SUPPLY On-chip laser approach LASER LASER LASER Photonic Power Supply approach MOD MOD MOD 5
6 Photonic Networks for Data Centres - Vision Scalability of the all-optical network is limited to around 64 ports, rack network Optical power and attenuation Latency and complexity of Arbitration/Contention resolution Expandable using O sections Optical Network Optical Network Optical Network
7 Methodology Multi- Wavelength Source Power Request (optional) Processor Chip Network Adapter Switch Chip Allocator Receiver Modelled the power consumption of the photonic path using the photonic power supply approach Created SystemVerilog models of the network control circuits and synthesized using a low leakage 45 nm CMOS process Evaluated the power consumption of circuit switched and time slotted networks covering a single rack How much power is disipated on-chip? What can be power gated?
8 Networks: Circuit Switching Electronic Network is required for residual flows Analysis of the traffic patterns generated running the PARSEC benchmark suite on simulated 32-core x86 system running Linux Observe the effect of changing the circuit decision time Circuit decisions are ideal (a priori knowledge of traffic)
9 Energy (J/bit) Energy per bit Circuit Switching Only packets on average per circuit Setting up circuits on μs timescales required Circuit Decision Time (s) Ring resonator Clos switch assumed Current Injection - Min Current Injection - Max Capacitive - Min Capacitive - Max Electronic Packet Switch No significant advantage in static case
10 Time Slotted Networks Scheduled Speculative Time slots are 10 ns, sized for transmission of a single 32B cache line Speculative does not allow power gating of PPS Intra-Rack Network Latency
11 Total Energy, J/b Processor Chip Energy, J/b Time Slotted Network Time slotted networks can be > order of magnitude lower power than electronic mesh network SOA Switch Ring Resonator Switch SOA switch, Dynamic OPS) Electronic total energy SOA Switch Ring Resonator Switch SOA switch, Dynamic OPS) Electronic total energy Packet Arrival Rate, pkts/s/port Packet Arrival Rate, pkts/s/port 11
12 Sources of Power - Time Slotted Network Total Network Power, including PPS (W)
13 Sources of Power Time Slotted Network Power Dissipation on the Processor Chip, including PPS
14 Summary Photonic time slotted networks can reduce power consumption by > order of magnitude Total network power Processor chip dissipation Further work required to understand how these networks scale under realistic data centre traffic patterns Transceiver power consumption is significant proportion of on-chip disipation Yury will tell you more in next talk
15
inter-chip and intra-chip Harm Dorren and Oded Raz
Will photonics penetrate into inter-chip and intra-chip communications? Harm Dorren and Oded Raz On-chip interconnect networks R X R X R X R X R T X R XT X T X T X T X X Electronic on-chip interconnect
More informationPhotonic components for signal routing in optical networks on chip
15 th International Conference on Transparent Optical Networks Cartagena, Spain, June 23-27, 213 Photonic components for signal routing in optical networks on chip Vincenzo Petruzzelli, Giovanna Calò Dipartimento
More informationVolumes. Goal: Drive optical to high volumes and low costs
First Electrically Pumped Hybrid Silicon Laser Sept 18 th 2006 The information in this presentation is under embargo until 9/18/06 10:00 AM PST 1 Agenda Dr. Mario Paniccia Director, Photonics Technology
More informationTechnology Developments Towars Silicon Photonics Integration
Technology Developments Towars Silicon Photonics Integration Marco Romagnoli Advanced Technologies for Integrated Photonics, CNIT Venezia - November 23 th, 2012 Medium short reach interconnection Example:
More informationOn-Chip Interconnection Networks Low-Power Interconnect
On-Chip Interconnection Networks Low-Power Interconnect William J. Dally Computer Systems Laboratory Stanford University ISLPED August 27, 2007 ISLPED: 1 Aug 27, 2007 Outline Demand for On-Chip Networks
More informationL innovazione tecnologica dell industria italiana verso la visione europea del prossimo futuro
L innovazione tecnologica dell industria italiana verso la visione europea del prossimo futuro Mercoledì 2 Aprile 2014 Antonio D Errico, Francesco Testa, Roberto Sabella, Ericsson Silicon Photonics Opportunities
More informationOptical interconnection networks for data centers
Optical interconnection networks for data centers The 17th International Conference on Optical Network Design and Modeling Brest, France, April 2013 Christoforos Kachris and Ioannis Tomkos Athens Information
More informationThe 50G Silicon Photonics Link
The 50G Silicon Photonics Link The world s first silicon-based optical data connection with integrated lasers White Paper Intel Labs July 2010 Executive Summary As information technology continues to advance,
More informationSilicon Photonic Interconnection Networks
Silicon Photonic Interconnection Networks Madeleine Glick APIC Corporation Cornell Nanophotonics Group Collaborators Abhinav Rohit, Gerald Miller, Madeleine Glick, Raj Dutt APIC Corporation Sébastien Rumley,
More informationAre Optical Networks Green? Rod Tucker University of Melbourne
Are Optical Networks Green? Rod Tucker University of Melbourne Historical Perspective Transport Systems Energy/Bit/1000-km (J) 10 6 10 3 1 10-3 10-6 10-9 Marconi Trans-Atlantic Fessenden Trans-Atlantic
More informationImplementation of Short Reach (SR) and Very Short Reach (VSR) data links using POET DOES (Digital Opto- electronic Switch)
Implementation of Short Reach (SR) and Very Short Reach (VSR) data links using POET DOES (Digital Opto- electronic Switch) Summary POET s implementation of monolithic opto- electronic devices enables the
More informationSol: Optical range from λ 1 to λ 1 +Δλ contains bandwidth
1. Use Figure 3.47 and Figure 3.50 to explain why the bandwidth of twisted-wire pairs and coaxial cable decreases with distance. Figure 3.47 figure 3.50 sol: The bandwidth is the range of frequencies where
More information160Gb/s Serial Line Rates in a Monolithic Optoelectronic Multistage Interconnection Network
European Commission 7th Framework Programme: BONE Network of Excellence Building the Future Optical Network in Europe 160Gb/s Serial Line Rates in a Monolithic Optoelectronic Multistage Interconnection
More informationNetwork Architecture and Topology
1. Introduction 2. Fundamentals and design principles 3. Network architecture and topology 4. Network control and signalling 5. Network components 5.1 links 5.2 switches and routers 6. End systems 7. End-to-end
More informationIntel Labs at ISSCC 2012. Copyright Intel Corporation 2012
Intel Labs at ISSCC 2012 Copyright Intel Corporation 2012 Intel Labs ISSCC 2012 Highlights 1. Efficient Computing Research: Making the most of every milliwatt to make computing greener and more scalable
More informationResearch Article Hybrid Optical Switching for Data Center Networks
Journal of Electrical and Computer Engineering, Article ID 139213, 13 pages http://dxdoiorg/101155/2014/139213 Research Article Hybrid Optical Switching for Data Center Networks Matteo Fiorani, 1 Slavisa
More informationData Center Network Structure using Hybrid Optoelectronic Routers
Data Center Network Structure using Hybrid Optoelectronic Routers Yuichi Ohsita, and Masayuki Murata Graduate School of Information Science and Technology, Osaka University Osaka, Japan {y-ohsita, murata}@ist.osaka-u.ac.jp
More informationOptical Networking for Data Centres Network
Optical Networking for Data Centres Network Salvatore Spadaro Advanced Broadband Communications Centre () Universitat Politècnica de Catalunya (UPC) Barcelona, Spain spadaro@tsc.upc.edu Workshop on Design
More informationUsing Pre-Emphasis and Equalization with Stratix GX
Introduction White Paper Using Pre-Emphasis and Equalization with Stratix GX New high speed serial interfaces provide a major benefit to designers looking to provide greater data bandwidth across the backplanes
More informationSilicon photonics can make it green(er): two case-studies of mass market communication applications
Silicon photonics can make it green(er): two case-studies of mass market communication applications S. Menezo, CEA-Leti, Head of Silicon Photonics lab at Leti June 26 th 2013 Leti Annual Review Meeting
More informationInterconnection Networks. Interconnection Networks. Interconnection networks are used everywhere!
Interconnection Networks Interconnection Networks Interconnection networks are used everywhere! Supercomputers connecting the processors Routers connecting the ports can consider a router as a parallel
More informationLow Power Optical Transceivers for Switched Interconnect Networks
Low Power Optical Transceivers for Switched Interconnect Networks Yury Audzevich, Philip M. Watts, Andrew West, Alan Mujumdar, Jon Crowcroft, Andrew W. Moore Computer Laboratory, University of Cambridge,
More informationEnergy Limitations on Optical Data Transport and Switching. Rod Tucker University of Melbourne
Energy Limitations on Optical Data Transport and Switching Rod Tucker University of Melbourne Summary Top-down estimate of energy consumption of the Internet - Projections of current trends (AU) - Switches
More informationHyper Node Torus: A New Interconnection Network for High Speed Packet Processors
2011 International Symposium on Computer Networks and Distributed Systems (CNDS), February 23-24, 2011 Hyper Node Torus: A New Interconnection Network for High Speed Packet Processors Atefeh Khosravi,
More informationRecent developments in high bandwidth optical interconnects. Brian Corbett. www.tyndall.ie
Recent developments in high bandwidth optical interconnects Brian Corbett Outline Introduction to photonics for interconnections Polymeric waveguides and the Firefly project Silicon on insulator (SOI)
More informationWDM-PON: A VIABLE ALTERNATIVE FOR NEXT GENERATION FTTP
WDM-PON: A VIABLE ALTERNATIVE FOR NEXT GENERATION FTTP AN ENABLENCE ARTICLE WRITTEN BY DR. MATT PEARSON, VP TECHNOLOGY PUBLISHED IN FTTH PRISIM MAGAZINE March, 2010 www.enablence.com Most of the Fiber-to-the-Home
More informationGreen Photonics in Switching : Rod Tucker Centre for Energy-Efficient Telecommunications University of Melbourne
Green Photonics in Switching : Rod Tucker Centre for Energy-Efficient Telecommunications University of Melbourne Power Consumption (W) Power Consumption of the Global Internet 0 3 Global electricity supply
More informationHow To Build A Cloud Computer
Introducing the Singlechip Cloud Computer Exploring the Future of Many-core Processors White Paper Intel Labs Jim Held Intel Fellow, Intel Labs Director, Tera-scale Computing Research Sean Koehl Technology
More informationArchitectural Level Power Consumption of Network on Chip. Presenter: YUAN Zheng
Architectural Level Power Consumption of Network Presenter: YUAN Zheng Why Architectural Low Power Design? High-speed and large volume communication among different parts on a chip Problem: Power consumption
More informationDelivering Scale Out Data Center Networking with Optics Why and How. Amin Vahdat Google/UC San Diego vahdat@google.com
Delivering Scale Out Data Center Networking with Optics Why and How Amin Vahdat Google/UC San Diego vahdat@google.com Vignette 1: Explosion in Data Center Buildout Motivation Blueprints for 200k sq. ft.
More informationFirst 40 Giga-bits per second Silicon Laser Modulator. Dr. Mario Paniccia Intel Fellow Director, Photonics Technology Lab
First 40 Giga-bits per second Silicon Laser Modulator Dr. Mario Paniccia Intel Fellow Director, Photonics Technology Lab 1 Agenda What We Are Announcing Silicon Photonics Re-cap Tera-Scale Computing Why
More informationHybrid Optical Switching for Data Center Networks
Hybrid Optical Switching for Data Center Networks by Matteo Fiorani a, Slavisa Aleksic b, Maurizio Casoni a a Department of Engineering Enzo Ferrari, University of Modena and Reggio Emilia, Via Vignolese
More informationSolution: start more than one instruction in the same clock cycle CPI < 1 (or IPC > 1, Instructions per Cycle) Two approaches:
Multiple-Issue Processors Pipelining can achieve CPI close to 1 Mechanisms for handling hazards Static or dynamic scheduling Static or dynamic branch handling Increase in transistor counts (Moore s Law):
More informationCray Gemini Interconnect. Technical University of Munich Parallel Programming Class of SS14 Denys Sobchyshak
Cray Gemini Interconnect Technical University of Munich Parallel Programming Class of SS14 Denys Sobchyshak Outline 1. Introduction 2. Overview 3. Architecture 4. Gemini Blocks 5. FMA & BTA 6. Fault tolerance
More informationPerformance Evaluation of 2D-Mesh, Ring, and Crossbar Interconnects for Chip Multi- Processors. NoCArc 09
Performance Evaluation of 2D-Mesh, Ring, and Crossbar Interconnects for Chip Multi- Processors NoCArc 09 Jesús Camacho Villanueva, José Flich, José Duato Universidad Politécnica de Valencia December 12,
More informationAn Introduction to High-Frequency Circuits and Signal Integrity
An Introduction to High-Frequency Circuits and Signal Integrity 1 Outline The electromagnetic spectrum Review of market and technology trends Semiconductors industry Computers industry Communication industry
More informationFrom Hypercubes to Dragonflies a short history of interconnect
From Hypercubes to Dragonflies a short history of interconnect William J. Dally Computer Science Department Stanford University IAA Workshop July 21, 2008 IAA: # Outline The low-radix era High-radix routers
More informationOptimizing Configuration and Application Mapping for MPSoC Architectures
Optimizing Configuration and Application Mapping for MPSoC Architectures École Polytechnique de Montréal, Canada Email : Sebastien.Le-Beux@polymtl.ca 1 Multi-Processor Systems on Chip (MPSoC) Design Trends
More informationControl Plane architectures for Photonic Packet/Circuit Switching-based Large Scale Data Centres
Control Plane architectures for Photonic Packet/Circuit Switching-based Large Scale Data Centres Salvatore Spadaro Optical Communications group Universitat Politècnica de Catalunya (UPC) Barcelona, Spain
More informationLecture 18: Interconnection Networks. CMU 15-418: Parallel Computer Architecture and Programming (Spring 2012)
Lecture 18: Interconnection Networks CMU 15-418: Parallel Computer Architecture and Programming (Spring 2012) Announcements Project deadlines: - Mon, April 2: project proposal: 1-2 page writeup - Fri,
More informationEmerging storage and HPC technologies to accelerate big data analytics Jerome Gaysse JG Consulting
Emerging storage and HPC technologies to accelerate big data analytics Jerome Gaysse JG Consulting Introduction Big Data Analytics needs: Low latency data access Fast computing Power efficiency Latest
More informationPART II. OPS-based metro area networks
PART II OPS-based metro area networks Chapter 3 Introduction to the OPS-based metro area networks Some traffic estimates for the UK network over the next few years [39] indicate that when access is primarily
More informationDESIGN CHALLENGES OF TECHNOLOGY SCALING
DESIGN CHALLENGES OF TECHNOLOGY SCALING IS PROCESS TECHNOLOGY MEETING THE GOALS PREDICTED BY SCALING THEORY? AN ANALYSIS OF MICROPROCESSOR PERFORMANCE, TRANSISTOR DENSITY, AND POWER TRENDS THROUGH SUCCESSIVE
More informationNetworking Virtualization Using FPGAs
Networking Virtualization Using FPGAs Russell Tessier, Deepak Unnikrishnan, Dong Yin, and Lixin Gao Reconfigurable Computing Group Department of Electrical and Computer Engineering University of Massachusetts,
More informationOptical Networks for Next Generation Disaster Recovery Networking Solutions with WDM Systems Cloud Computing and Security
Optical Networks for Next Generation Disaster Recovery Networking Solutions with WDM Systems Cloud Computing and Security By Andrew MacKay, Chief Technology Officer, Superna www.superna.net Legacy Data
More informationPerformance Evaluation of Linux Bridge
Performance Evaluation of Linux Bridge James T. Yu School of Computer Science, Telecommunications, and Information System (CTI) DePaul University ABSTRACT This paper studies a unique network feature, Ethernet
More informationLow Power AMD Athlon 64 and AMD Opteron Processors
Low Power AMD Athlon 64 and AMD Opteron Processors Hot Chips 2004 Presenter: Marius Evers Block Diagram of AMD Athlon 64 and AMD Opteron Based on AMD s 8 th generation architecture AMD Athlon 64 and AMD
More informationLow Cost 100GbE Data Center Interconnect
Low Cost 100GbE Data Center Interconnect Chris Bergey VP Marketing, Luxtera cbergey@luxtera.com February 2012 1 Low Cost 100GbE Data Center Interconnect Where does 100GbE come into the data center Challenges
More informationFlexible SDN Transport Networks With Optical Circuit Switching
Flexible SDN Transport Networks With Optical Circuit Switching Multi-Layer, Multi-Vendor, Multi-Domain SDN Transport Optimization SDN AT LIGHT SPEED TM 2015 CALIENT Technologies 1 INTRODUCTION The economic
More informationThe Fraunhofer Heinrich Hertz Institute
The Driving the Gigabit Society Chips aus Berlin Copyrights BVMed-Bilderpool, Einsteinufer 37, 10587 Berlin www.hhi.fraunhofer.de Time Bar Starting advanced research in fiber optic transmission 3D Technology
More informationData center day. a silicon photonics update. Alexis Björlin. Vice President, General Manager Silicon Photonics Solutions Group August 27, 2015
a silicon photonics update Alexis Björlin Vice President, General Manager Silicon Photonics Solutions Group August 27, 2015 Innovation in the data center High Performance Compute Fast Storage Unconstrained
More information10 Port L2 Managed Gigabit Ethernet Switch with 2 Open SFP Slots - Rack Mountable
10 Port L2 Managed Gigabit Ethernet Switch with 2 Open SFP Slots - Rack Mountable StarTech ID: IES101002SFP The IES101002SFP 10-port Ethernet switch delivers flexibility and control of your network by
More informationCloud-Based Apps Drive the Need for Frequency-Flexible Clock Generators in Converged Data Center Networks
Cloud-Based Apps Drive the Need for Frequency-Flexible Generators in Converged Data Center Networks Introduction By Phil Callahan, Senior Marketing Manager, Timing Products, Silicon Labs Skyrocketing network
More informationAdvancing Applications Performance With InfiniBand
Advancing Applications Performance With InfiniBand Pak Lui, Application Performance Manager September 12, 2013 Mellanox Overview Ticker: MLNX Leading provider of high-throughput, low-latency server and
More informationNaveen Muralimanohar Rajeev Balasubramonian Norman P Jouppi
Optimizing NUCA Organizations and Wiring Alternatives for Large Caches with CACTI 6.0 Naveen Muralimanohar Rajeev Balasubramonian Norman P Jouppi University of Utah & HP Labs 1 Large Caches Cache hierarchies
More informationIntel Ethernet Switch Load Balancing System Design Using Advanced Features in Intel Ethernet Switch Family
Intel Ethernet Switch Load Balancing System Design Using Advanced Features in Intel Ethernet Switch Family White Paper June, 2008 Legal INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL
More informationInterconnection technologies
Interconnection technologies Ron Ho VLSI Research Group Sun Microsystems Laboratories 1 Acknowledgements Many contributors to the work described here > Robert Drost, David Hopkins, Alex Chow, Tarik Ono,
More informationTopics of Chapter 5 Sequential Machines. Memory elements. Memory element terminology. Clock terminology
Topics of Chapter 5 Sequential Machines Memory elements Memory elements. Basics of sequential machines. Clocking issues. Two-phase clocking. Testing of combinational (Chapter 4) and sequential (Chapter
More informationHigh-Performance Automated Trading Network Architectures
High-Performance Automated Trading Network Architectures Performance Without Loss Performance When It Counts Introduction Firms in the automated trading business recognize that having a low-latency infrastructure
More informationClocking. Figure by MIT OCW. 6.884 - Spring 2005 2/18/05 L06 Clocks 1
ing Figure by MIT OCW. 6.884 - Spring 2005 2/18/05 L06 s 1 Why s and Storage Elements? Inputs Combinational Logic Outputs Want to reuse combinational logic from cycle to cycle 6.884 - Spring 2005 2/18/05
More informationUse-it or Lose-it: Wearout and Lifetime in Future Chip-Multiprocessors
Use-it or Lose-it: Wearout and Lifetime in Future Chip-Multiprocessors Hyungjun Kim, 1 Arseniy Vitkovsky, 2 Paul V. Gratz, 1 Vassos Soteriou 2 1 Department of Electrical and Computer Engineering, Texas
More informationTowards Rack-scale Computing Challenges and Opportunities
Towards Rack-scale Computing Challenges and Opportunities Paolo Costa paolo.costa@microsoft.com joint work with Raja Appuswamy, Hitesh Ballani, Sergey Legtchenko, Dushyanth Narayanan, Ant Rowstron Hardware
More informationLecture 11: Multi-Core and GPU. Multithreading. Integration of multiple processor cores on a single chip.
Lecture 11: Multi-Core and GPU Multi-core computers Multithreading GPUs General Purpose GPUs Zebo Peng, IDA, LiTH 1 Multi-Core System Integration of multiple processor cores on a single chip. To provide
More informationA Dynamic Link Allocation Router
A Dynamic Link Allocation Router Wei Song and Doug Edwards School of Computer Science, the University of Manchester Oxford Road, Manchester M13 9PL, UK {songw, doug}@cs.man.ac.uk Abstract The connection
More informationPART III. OPS-based wide area networks
PART III OPS-based wide area networks Chapter 7 Introduction to the OPS-based wide area network 7.1 State-of-the-art In this thesis, we consider the general switch architecture with full connectivity
More informationIntel DPDK Boosts Server Appliance Performance White Paper
Intel DPDK Boosts Server Appliance Performance Intel DPDK Boosts Server Appliance Performance Introduction As network speeds increase to 40G and above, both in the enterprise and data center, the bottlenecks
More informationInterconnection Networks
Advanced Computer Architecture (0630561) Lecture 15 Interconnection Networks Prof. Kasim M. Al-Aubidy Computer Eng. Dept. Interconnection Networks: Multiprocessors INs can be classified based on: 1. Mode
More informationPEX 8748, PCI Express Gen 3 Switch, 48 Lanes, 12 Ports
, PCI Express Gen 3 Switch, 48 Lanes, 12 Ports Highlights General Features o 48-lane, 12-port PCIe Gen 3 switch - Integrate d 8.0 GT/s SerDes o 27 x 27mm 2, 676-pin BGA package o Typical Power: 8.0 Watts
More informationSwitching Solution Creating the foundation for the next-generation data center
Alcatel-Lucent Enterprise Data Center Switching Solution Creating the foundation for the next-generation data center a new network paradigm What do the following trends have in common? Virtualization Real-time
More informationCloudEngine Series Data Center Switches. Cloud Fabric Data Center Network Solution
Cloud Fabric Data Center Network Solution Cloud Fabric Data Center Network Solution Product and Solution Overview Huawei CloudEngine (CE) series switches are high-performance cloud switches designed for
More informationComponents: Interconnect Page 1 of 18
Components: Interconnect Page 1 of 18 PE to PE interconnect: The most expensive supercomputer component Possible implementations: FULL INTERCONNECTION: The ideal Usually not attainable Each PE has a direct
More informationQuality of Service (QoS) for Asynchronous On-Chip Networks
Quality of Service (QoS) for synchronous On-Chip Networks Tomaz Felicijan and Steve Furber Department of Computer Science The University of Manchester Oxford Road, Manchester, M13 9PL, UK {felicijt,sfurber}@cs.man.ac.uk
More information10GBASE T for Broad 10_Gigabit Adoption in the Data Center
10GBASE T for Broad 10_Gigabit Adoption in the Data Center Contributors Carl G. Hansen, Intel Carrie Higbie, Siemon Yinglin (Frank) Yang, Commscope, Inc 1 Table of Contents 10Gigabit Ethernet: Drivers
More informationDesign Guide for Photonic Architecture
Design Guide for Photonic Architecture Revision 0.5 January 2013 Copyright 2013 Intel Corporation. All rights reserved DRAFT VERSION 0.5 Revision History Date Revision Number Modifications December 2012
More informationWhite Paper Solarflare High-Performance Computing (HPC) Applications
Solarflare High-Performance Computing (HPC) Applications 10G Ethernet: Now Ready for Low-Latency HPC Applications Solarflare extends the benefits of its low-latency, high-bandwidth 10GbE server adapters
More informationCWDM: lower cost for more capacity in the short-haul
MARCUS NEBELING, Fiber Network Engineering The opportunity to add two to eight wavelengths per fiber allows network designers to increase capacity without installing costly DWDM systems. Fiber Network
More informationInternational Journal of Electronics and Computer Science Engineering 1482
International Journal of Electronics and Computer Science Engineering 1482 Available Online at www.ijecse.org ISSN- 2277-1956 Behavioral Analysis of Different ALU Architectures G.V.V.S.R.Krishna Assistant
More informationIntroduction, Rate and Latency
Introduction, Rate and Latency Communication Networks Why communicate? Necessary to support some application. Example Applications Audio communication Radio, Telephone Text communication Email, SMS (text
More informationPrisma IP 10 GbE VOD Line Card
Digital Transport Prisma IP 10 GbE VOD Line Card Description The Prisma IP 10 GbE Line Card family of products consists of Transmitter (OTX), Receiver (ORX), and Transceiver (OTR) modules. These modules
More informationLatency Considerations for 10GBase-T PHYs
Latency Considerations for PHYs Shimon Muller Sun Microsystems, Inc. March 16, 2004 Orlando, FL Outline Introduction Issues and non-issues PHY Latency in The Big Picture Observations Summary and Recommendations
More informationOperating Systems. Cloud Computing and Data Centers
Operating ystems Fall 2014 Cloud Computing and Data Centers Myungjin Lee myungjin.lee@ed.ac.uk 2 Google data center locations 3 A closer look 4 Inside data center 5 A datacenter has 50-250 containers A
More informationMULTISTAGE INTERCONNECTION NETWORKS: A TRANSITION TO OPTICAL
MULTISTAGE INTERCONNECTION NETWORKS: A TRANSITION TO OPTICAL Sandeep Kumar 1, Arpit Kumar 2 1 Sekhawati Engg. College, Dundlod, Dist. - Jhunjhunu (Raj.), 1987san@gmail.com, 2 KIIT, Gurgaon (HR.), Abstract
More informationThe Integrated Research Center for Photonic Networks and Technologies (IRCPhoNeT) Piero Castoldi. Pisa, November 9, 2011
Scuola Superiore Sant Anna di Studi Universitari e di Perfezionamento The Integrated Research Center for Photonic Networks and Technologies (IRCPhoNeT) Piero Castoldi Pisa, November 9, 011 Research areas
More informationMulti-Gigabit Interfaces for Communications/Datacomm
Multi-Gigabit Interfaces for Communications/Datacomm Richard Dugan, Drew Plant Hewlett-Packard Integrated Circuit Business Division email: richard_dugan@hp.com, drew_plant@hp.com 802.3 Meeting, Austin
More informationOptical packet switching with distributed control for high performance data center networks
Optical packet switching with distributed control for high performance data center networks PROEFSCHRIFT ter verkrijging van de graad van doctor aan de Technische Universiteit Eindhoven, op gezag van de
More informationWhy the Network Matters
Week 2, Lecture 2 Copyright 2009 by W. Feng. Based on material from Matthew Sottile. So Far Overview of Multicore Systems Why Memory Matters Memory Architectures Emerging Chip Multiprocessors (CMP) Increasing
More informationAlpha CPU and Clock Design Evolution
Alpha CPU and Clock Design Evolution This lecture uses two papers that discuss the evolution of the Alpha CPU and clocking strategy over three CPU generations Gronowski, Paul E., et.al., High Performance
More informationEmerging Technologies: Cloud Computing, Networking Testbeds, and More
Emerging Technologies: Cloud Computing, Networking Testbeds, and More S. J. Ben Yoo Director, CITRIS Department of Electrical and Computer Engineering University of California, Davis sbyoo@ucdavis.edu
More informationAll-optical fiber-optics networks
All-optical fiber-optics networks A passive star based local optical WDM network Unicast Multicast Workstation Passive star coupler (c) Sergiusz Patela 2001 All-optical networks 2 A wavelength routed wide-area
More informationAchieving Nanosecond Latency Between Applications with IPC Shared Memory Messaging
Achieving Nanosecond Latency Between Applications with IPC Shared Memory Messaging In some markets and scenarios where competitive advantage is all about speed, speed is measured in micro- and even nano-seconds.
More informationMaking Multicore Work and Measuring its Benefits. Markus Levy, president EEMBC and Multicore Association
Making Multicore Work and Measuring its Benefits Markus Levy, president EEMBC and Multicore Association Agenda Why Multicore? Standards and issues in the multicore community What is Multicore Association?
More informationPhotonic Switching Applications in Data Centers & Cloud Computing Networks
Photonic Switching Applications in Data Centers & Cloud Computing Networks 2011 CALIENT Technologies www.calient.net 1 INTRODUCTION In data centers and networks, video and cloud computing are driving an
More informationEnabling the Use of Data
Enabling the Use of Data Michael Kagan, CTO June 1, 2015 - Technion Computer Engineering Conference Safe Harbor Statement These slides and the accompanying oral presentation contain forward-looking statements
More informationISSCC 2003 / SESSION 4 / CLOCK RECOVERY AND BACKPLANE TRANSCEIVERS / PAPER 4.7
ISSCC 2003 / SESSION 4 / CLOCK RECOVERY AND BACKPLANE TRANSCEIVERS / PAPER 4.7 4.7 A 2.7 Gb/s CDMA-Interconnect Transceiver Chip Set with Multi-Level Signal Data Recovery for Re-configurable VLSI Systems
More informationEthernet Link SGI-4844F
Ethernet Link SGI-4844F 44 ports 100/1000Mbps SFP + 4 Combo port RJ-45 + 100/1000Mbps SFP slot Layer 2+ Managed Ethernet Switch Overview LinkPro SGI-4844F is a layer-2+ gigabit access switch equipped with
More informationCSCA0102 IT & Business Applications. Foundation in Business Information Technology School of Engineering & Computing Sciences FTMS College Global
CSCA0102 IT & Business Applications Foundation in Business Information Technology School of Engineering & Computing Sciences FTMS College Global Chapter 2 Data Storage Concepts System Unit The system unit
More informationRouter Architectures
Router Architectures An overview of router architectures. Introduction What is a Packet Switch? Basic Architectural Components Some Example Packet Switches The Evolution of IP Routers 2 1 Router Components
More informationMcPAT: An Integrated Power, Area, and Timing Modeling Framework for Multicore and Manycore Architectures
McPAT: An Integrated Power, Area, and Timing Modeling Framework for Multicore and Manycore Architectures Sheng Li, Junh Ho Ahn, Richard Strong, Jay B. Brockman, Dean M Tullsen, Norman Jouppi MICRO 2009
More informationIntegrated Photonic. Electronic. Optics. Optoelettronics. Integrated Photonic - G. Breglio L1. Quantum Mechanics Materials Science Nano/Bio-photonic
Integrated Photonic Quantum Mechanics Materials Science Nano/Bio-photonic Optoelettronics Optics Electronic Applications of Optoelectronic Systems Solar cells OLED display LED Laser diodes Flexible OLED
More informationFiber Optics and Liquid Level Sensors Line Guide
Fiber Optics and Liquid Level Sensors Line Guide Excellence, through every fiber. Honeywell Sensing and Control (S&C) offers fiber optic sensors manufactured with SERCOS (Serial Real-time Communication
More information