Mitglied der Helmholtz-Gemeinschaft. OpenCL Basics. Parallel Computing on GPU and CPU. Willi Homberg. 23. März 2011
|
|
|
- Junior Cooper
- 10 years ago
- Views:
Transcription
1 Mitglied der Helmholtz-Gemeinschaft OpenCL Basics Parallel Computing on GPU and CPU Willi Homberg
2 Agenda Introduction OpenCL architecture Platform model Execution model Memory model Programming model Platform layer Runtime Language, compiler Example: Vector addition Slide 2
3 Introduction OpenCL Open Computing Language Open, royalty-free standard For cross-platform, parallel programming of modern processors An Apple initiative Approved by NVIDIA, Intel, AMD, IBM,... Specified by the Khronos group Intended for accessing heterogeneous computational resources CPUs (Intel, AMD, IBM Cell BE,...) GPUs (Nvidia GTX & Tesla/Fermi, AMD/ATI 58xx, ) Future processors with integrated graphics chip (Sandy Bridge, Llano) Difference to CUDA or CAL/IL Code hardware agnostic, portable Slide 3
4 OpenCL Information Khronos OpenCL - Specification and headers files Online manual pages, quick reference card MacResearch OpenCL tutorials - NVIDIA devel. zone: OpenCL - Best practices guide: NVIDIA_OpenCL_BestPracticesGuide.pdf AMD/ATI ATI Stream Computing: SDK - IBM OpenCL for Linux on Power - Slide 4
5 OpenCL Architecture: Platform Model A host is connected to one or more (possibly heterogeneous) OpenCL devices A device is divided into compute units (CUs) CUs are subdivided into processing elements (PEs) Slide 5
6 OpenCL Architecture: Platform Model An OpenCL application runs on the host Submits commands to execute on the PEs within a device PEs execute a single stream of instructions as SIMD units In lockstep with a single stream of instructions SPMD units PEs maintain own program counter Slide 6
7 JuGiPSy Juelich's GPU System NVIDIA Tesla x Tesla C1060 GPU 4 x 4 GB DDR3 memory 4 x 102 GB/s memory bandwidth Bandwidth: 2x PCIe 16x MB/s Host to Device: Device to Host: Device to Device: TFLOPS single-precision 346 GFLOPS double-precision 700W Host System (2x) Xeon E5430@2,66 GHz quad-core 32 GB memory, 32 KB data cache 1 TB disk Transtec 1000R S1070
8 JUGIPSY Network External interface: jugipsy.zam.kfa-juelich.de Internal private 1 GE network: gipsy1, gipsy2 each connected to 2 GPUs Software OpenSuSE 11.1 NVIDIA NVIDIA_GPU_Computing_SDK (CUDA-3.1) AMD / ATI ati-stream-sdk-v2.2-lnx64
9 JUDGE Juelich Dedicated GPU Environment Heterogeneous cluster: 60 TFLOPS peak 54 IBM System x idataplex dx360 m3 each: 2 NVIDIA Tesla M2050 (Fermi) 1,15 GHz (448 cores), 3 GB memory 148 GB/s memory bandwidth 1,03 TFLOPS single-precision 515 GFLOPS double-precision 225W 2 Intel Xeon X5650(Westmere) 6-core processor 2,66 GHz 96 GB memory Bandwidth: MB/s Host to Device: Device to Host: Device to Device:
10 JUGIPSY: OpenCL Devices PLATFORM NAME : ATI Stream PLATFORM VERSION : OpenCL 1.0 ATI-Stream-v2.1 (145) PLATFORM PROFILE : FULL_PROFILE PLATFORM VENDOR : Advanced Micro Devices, Inc. 1 devices found supporting OpenCL Device name :Intel(R) Xeon(R) CPU 2.66GHz Max Compute Units : 4 Amount of Global Memory : bytes Amount of Local Memory : bytes Max Work Group Size : 1024 Max Work Item Dimensions : 3 Max Work Items on dimemsion 0 : 1024 Max Work Items on dimemsion 1 : 1024 Max Work Items on dimemsion 2 : 1024 ================================================ PLATFORM NAME : NVIDIA CUDA PLATFORM VERSION : OpenCL 1.0 CUDA PLATFORM PROFILE : FULL_PROFILE PLATFORM VENDOR : NVIDIA Corporation 2 devices found supporting OpenCL Max Compute Units : 30 Amount of Global Memory : bytes Amount of Local Memory : bytes Max Work Group Size : 512 Max Work Item Dimensions : 3 Max Work Items on dimemsion 0 : 512 Max Work Items on dimemsion 1 : 512 Max Work Items on dimemsion 2 : 64...
11 JUDGE: OpenCL Devices Device 0: "Tesla M2050" CUDA Driver Version: 3.20 CUDA Runtime Version: 3.20 CUDA Capability Major/Minor version number: 2.0 Total amount of global memory: bytes Multiprocessors x Cores/MP = Cores: 14 (MP) x 32 (Cores/MP) = 448 (Cores) Total amount of constant memory: bytes Total amount of shared memory per block: bytes Total number of registers available per block: Warp size: 32 Maximum number of threads per block: 1024 Maximum sizes of each dimension of a block: 1024 x 1024 x 64 Maximum sizes of each dimension of a grid: x x 1 Maximum memory pitch: bytes Texture alignment: 512 bytes Clock rate: 1.15 GHz Concurrent copy and execution: Yes Run time limit on kernels: No Integrated: No Support host page-locked memory mapping: Yes Compute mode: Default (multiple host threads can use this device simultaneously) Concurrent kernel execution: Yes Device has ECC support enabled: Yes Device is using TCC driver mode: No Device 1: "Tesla M2050"
12 OpenCL Architecture: Execution Model Compute Kernel Runs on the OpenCL device Basic unit of executable code (similar to a C function) Data-parallel or task-parallel Compute Program Applications Collection of compute kernels and internal functions Analogous to a dynamic library Run on the host Queue compute kernel execution instances Instances are executed in-order or out-of-order Events are used to implement appropriate order of execution
13 OpenCL Stack (GPUs) NVIDIA-GPU AMD-GPU
14 OpenCL Stack (CPUs) AMD-CPU Intel-CPU
15 OpenCL Architecture: Execution Model Program execution occurs in two parts Host program executes on the host Defines contexts for kernels and manages execution Data parallel programming model NDRange index space (1-, 2- or 3-dimensional) Task parallel programming model Kernels execute on one or more devices An instance of the kernel is called work-item (CUDA: thread) Executes for each point in index space Organized in work-groups (CUDA: blocks)
16 OpenCL Architecture: Execution Model Work-groups Work-items identified by work-group ID Coarse grained decomposition of work identified by a global ID unique local ID in work-group
17 OpenCL Architecture: Execution Model Built-in functions: get_work_dim() 2 get_global_size(0), get_global_size(1) 12 get_global_id(0), get_global_id(1) get_local_size(0), get_local_size(1) 4 get_local_id(0), get_local_id(1) get_num_groups(0), get_num_groups(1) 3 get_group_id(0), get_group_id(1) CUDA: Grid CUDA: Block
18 Kernel: Vector Addition kernel void vec_add ( global const float *a, global const float *b, global float *c) { } int gid = get_global_id(0); c[gid] = a[gid] + b[gid]; float *a= float *b= kernel void vec_add(...) float *c= gid= Global Work Size Gx=8
19 OpenCL Architecture: Execution Model Host defines context for execution of the kernels Context includes Devices Kernels Collection of OpenCL devices to be used by the host OpenCL functions that run on OpenCL devices Program objects Program source and executable that implement the kernels Memory objects Visible to host and devices Values that can be operated on by instances of a kernel
20 OpenCL Architecture: Execution Model Command queues Data structure to coordinate execution of kernels on the devices Commands are placed in queue and scheduled onto the devices Kernel execution command (execute a kernel) Memory commands (transfer data) Synchronisation commands Scheduling properties in-order, out-of-order Event objects control execution Refer to kernel execution or memory commands Coordinate execution between host and devices and between commands Multiple queues with a single context Run concurrently, no synchronisation
21 OpenCL Architecture: Memory Model Work-items executing a kernel have access to four memory regions Global memory read/write access to all work-items Constant memory remains constant during the execution of the kernel Local memory region local to a work-group (CUDA: shared) Private memory region private to a work-item (CUDA: local)
22 OpenCL Architecture: Memory Model Multiple distinct address spaces Address qualifiers private local constant global Relaxed consistency Local memory in a single work-group Global memory at a work-group barrier Host creates memory objects in global memory Memory transfer blocking or non-blocking Host may map a region into its address space
23 OpenCL Architecture: Programming Model Data-parallel execution Sequence of instructions applied to multiple elements of a memory object Index space defines how the data maps onto work-items No one-to-one mapping between work-item and element in memory object Programmer defines total number of work-items to be executed in parallel Explicit model division into work-groups is specified by programmer Implicit model division into work-groups is managed by OpenCL Task-parallel execution Compute devices such as CPUs can also execute task-parallel compute kernels Executes as a single work-item per core A compute kernel written in OpenCL A native C / C++ function
24 OpenCL Platform Layer Implements platform-specific features allowing applications for Querying OpenCL platforms clgetplatformids: provides list of available platform clgetplatforminfo: provides specific information about platform Getting device information clgetdeviceids: provides list of available devices clgetdeviceinfo: provides specific information about device Creating OpenCL contexts clcreatecontext: creates an OpenCL context with one or more devices (for managing command-queues, memory, kernels) clcreatecontextfromtype: creates context from a device type clgetcontextinfo: provides information about a context
25 OpenCL Runtime, Buffer Objects, Program Objects API calls for executing a kernel, reading or writing a memory object Command Queues clcreatecommandqueue: Memory objects clcreatebuffer: clenqueuereadbuffer: clenqueuewritebuffer: Program objects clcreateprogramwithsource: clcreateprogramwithbinary: creates queue on a specific device creates a buffer object enqueue read from a buffer to host memory enqueue write to a buffer from host memory creates program object for context and loads the source code from text strings creates program object for context and loads binary into the program object
26 OpenCL Runtime, Program Objects, Kernel&Event Objects Program objects (cont'd) clbuildprogram: builds (compiles & links) a program executable for all devices in context associated with program clcreatekernel: creates a kernel object clsetkernelarg: set the value for a specific argument of a kernel Executing kernels clenqueuendrangekernel: enqueues a command to execute a kernel using a given range of work-items clenqueuetask: enqueues a command to execute a kernel using Flush and Finish a single work-item clflush: issues all previously queued commands in queue clfinish: blocks until all queued commands have completed
27 OpenCL Programming Language Derived from ISO C99 A few restrictions Recursion, function pointers, functions in C99 standard headers,... Built-in Data Types Scalar and vector data types, structs, pointers, data-type conversion functions, Built-in Functions (see reference card) work-item functions math.h read and write image relational geometric functions synchronization functions
28 Example: Vector Addition Compute c = a + b (a, b, and c are float vectors of length N) void VectorAddHost(const float* a, const float* b, float* c, int N){ int i; for (i = 0; i < N; i++) { c[i] = a[i] + b[i]; } } OpenCL Host program: Query compute devices Create context Create memory objects Compile and create kernel Issue commands to command-queue Synchronization of commands Clean up resources
29 Platform, Device, Context cl_platform_id cpplatform; cl_device_id cddevice; cl_context cxgpucontext; cl_command_queue cqcommandqueue; cl_int cierr1; // OpenCL platform // OpenCL device // OpenCL context // OpenCL command queue // Error code var // Get an OpenCL platform cierr1 = clgetplatformids(1, &cpplatform, NULL); // Get a GPU device cierr1 = clgetdeviceids(cpplatform, CL_DEVICE_TYPE_GPU, 1, &cddevice, NULL); // Create the context cxgpucontext = clcreatecontext(0, 1, &cddevice, NULL, NULL, &cierr1); // Create a command-queue cqcommandqueue = clcreatecommandqueue(cxgpucontext, cddevice, 0, &cierr1);
30 Command-queue, buffer memory objects int N = ; void *srca, *srcb, *dst; size_t szglobalworksize; size_t szlocalworksize; // Length of float arrays (odd # for illustration) // Host buffers for OpenCL test // 1D var for Total # of work items // 1D var for # of work items in the work group // set Global and Local work size dimensions szlocalworksize = 256; // GlobalWorkSize rounded up to the nearest multiple of the LocalWorkSize szglobalworksize = ((N/(int)szLocalWorkSize)+1)*(int)szLocalWorkSize; // Allocate host buffers srca = (void *)malloc(sizeof(cl_float) * szglobalworksize); srcb = (void *)malloc(sizeof(cl_float) * szglobalworksize); dst = (void *)malloc(sizeof(cl_float) * szglobalworksize);
31 Command-queue, buffer memory objects (cont'd) cl_mem cmdevsrca; cl_mem cmdevsrcb; cl_mem cmdevdst; // OpenCL device source buffer A // OpenCL device source buffer B // OpenCL device destination buffer // Allocate buffer memory objects cmdevsrca = clcreatebuffer(cxgpucontext, CL_MEM_READ_ONLY, sizeof(cl_float) * szglobalworksize, NULL, &cierr1); cmdevsrcb = clcreatebuffer(cxgpucontext, CL_MEM_READ_ONLY, sizeof(cl_float) * szglobalworksize, NULL, &cierr2); cmdevdst = clcreatebuffer(cxgpucontext, CL_MEM_WRITE_ONLY, sizeof(cl_float) * szglobalworksize, NULL, &cierr2);
32 Build program and create kernel const char* csourcefile = "VectorAdd.cl"; cl_program cpprogram; // kernel source file // OpenCL program // Read the OpenCL kernel in from source file char** program_src; std::vector<std::string> prog_lines; readclfile (prog_lines, csourcefile); program_src = (char**) malloc (sizeof(char*) * prog_lines.size()); for (unsigned int i = 0; i < prog_lines.size(); i++) program_src[i] = (char*) prog_lines[i].c_str(); // Create the program cpprogram = clcreateprogramwithsource(cxgpucontext, prog_lines.size(), (const char **)program_src, NULL, &cierr1); // Build the program (compile & link) cierr1 = clbuildprogram(cpprogram, 0, NULL, NULL, NULL, NULL);
33 Build program and create kernel cl_kernel ckkernel; // OpenCL kernel // Create the kernel ckkernel = clcreatekernel(cpprogram, "VectorAdd", &cierr1); // Set the Argument values cierr1 = clsetkernelarg(ckkernel, 0, sizeof(cl_mem), (void*)&cmdevsrca); cierr1 = clsetkernelarg(ckkernel, 1, sizeof(cl_mem), (void*)&cmdevsrcb); cierr1 = clsetkernelarg(ckkernel, 2, sizeof(cl_mem), (void*)&cmdevdst); cierr1 = clsetkernelarg(ckkernel, 3, sizeof(cl_int), (void*)&n); // Asynchronous write of data to GPU device cierr1 = clenqueuewritebuffer(cqcommandqueue, cmdevsrca, CL_FALSE, 0, sizeof(cl_float) * szglobalworksize, srca, 0, NULL, NULL); cierr1 = clenqueuewritebuffer(cqcommandqueue, cmdevsrcb, CL_FALSE, 0, sizeof(cl_float) * szglobalworksize, srcb, 0, NULL, NULL);
34 Build program and create kernel // Launch kernel (1-dimensional range) cierr1 = clenqueuendrangekernel(cqcommandqueue, ckkernel, 1, NULL, &szglobalworksize, &szlocalworksize, 0, NULL, NULL); // Synchronous/blocking read of results, and check accumulated errors cierr1 = clenqueuereadbuffer(cqcommandqueue, cmdevdst, CL_TRUE, 0, sizeof(cl_float) * szglobalworksize, dst, 0, NULL, NULL); // Cleanup allocated objects if(ckkernel)clreleasekernel(ckkernel); if(cpprogram)clreleaseprogram(cpprogram); if(cqcommandqueue)clreleasecommandqueue(cqcommandqueue); if(cxgpucontext)clreleasecontext(cxgpucontext); if(cmdevsrca)clreleasememobject(cmdevsrca); if(cmdevsrcb)clreleasememobject(cmdevsrcb); if(cmdevdst)clreleasememobject(cmdevdst);
35 Kernel: Handle extra indices kernel void vec_add ( global const float *a, global const float *b, global float *c, int N)) { // get index into global data array int gid = get_global_id(0); } // bound check (equivalent to the limit on a 'for' loop for standard/serial C code) if (gid >= N) { return; } // add the vector elements c[gid] = a[gid] + b[gid]; Array length N = Global Work Size = Local Work Size = 256 # of Work Groups = (last work-group deals only with 215 elements)
36 Kernel: Use Work-Item Built-in Functions kernel void vec_add ( global const float *a, global const float *b, global float *c, int N)) { // get index into global data array // int gid = get_global_id(0); int gid = get_local_size(0)*get_group_id(0) + get_local_id(0); } // add the vector elements c[gid] = a[gid] + b[gid]; float *a= Array length N = 8 Global Work Size = 8 Local Work Size = 4 # of Work Groups = 2 e.g. NDRange size Gx= float *b= float *c= kernel void vec_add(...) Work Group 0 Work Group 1 e.g. work-group size Sx=
37 JUGIPSY: Getting started See login message Functionality tests: /usr/bin/nvidia-smi /srv/nvidia_gpu_computing_sdk/c/bin/linux/release/devicequery /srv/nvidia_gpu_computing_sdk/c/bin/linux/release/bandwidthtest For a start, copy the tutorials to your own home directory Develop own projects from SDK tutorials NVIDIA: 30 OpenCL tutorials, 71 CUDA tutorials ATI: 37 OpenCL tutorials, 14 CAL tutorials Mind environment, e.g.ld_library_path sequence: module load cuda - module switch cuda ati-stream-sdk
38 JUDGE: Getting started Functionality tests: cd /localhome/partec/nvidia_gpu_computing_sdk_ C/bin/linux/release/deviceQuery C/bin/linux/release/bandwidthTest For a start, copy the tutorials to your own home directory Develop own projects from NVIDIA SDK tutorials (28 OpenCL, 79 CUDA) Account application: Environment: source NV_env.sh: export CUDA_HOME=/opt/cuda export CUDA_INSTALL_PATH=/opt/cuda export CUDA_SDK_HOME=/localhome/partec/NVIDIA_GPU_Computing_SDK_ export PATH=${CUDA_HOME}/bin:${CUDA_HOME}/computeprof/bin:$PATH export LD_LIBRARY_PATH=${CUDA_HOME}/lib:$LD_LIBRARY_PATH export LD_LIBRARY_PATH=${CUDA_SDK_HOME}/lib:$LD_LIBRARY_PATH export CUDA_VERSION=3.2.16
39 Matrix Multiplication Matrix sizes: wa = 800 ha = 1600 wb = 800 Dimensions = 2 Local work sizes: 16x16 Global work sizes: 800x1600 Group sizes: 50x100./oclMatrixMul -sizemult=10 -device=0./oclmatrixmul -sizemult=10 -device=0,1 Device 0 Device 1
40 Results./oclMatrixMul -sizemult=10 -device=0./oclmatrixmul Starting... Device 0: Device Tesla T10 Processor Using Matrix Sizes: A(800 x 1600), B(800 x 800), C(800 x 1600) Running Computations on 1-1 GPU's... MM, Throughput = GFlops/s, Time = s, Size = , NumDevsUsed = 1, Workgroup = 256 Kernel execution time on GPU 0 : s Comparing results with CPU computation... PASSED./oclMatrixMul -sizemult=10 -device=0,1./oclmatrixmul Starting...Device 0: Device Tesla T10 Processor Using Matrix Sizes: A(800 x 1600), B(800 x 800), C(800 x 1600) Device 1: Device Tesla T10 Processor Running Computations on 1-2 GPU's... MM, Throughput = GFlops/s, Time = s, Size = , NumDevsUsed = 1, Workgroup = 256 Kernel execution time on GPU 0 : s MM, Throughput = GFlops/s, Time = s, Size = , NumDevsUsed = 2, Workgroup = 256 Kernel execution time on GPU 0 : s Kernel execution time on GPU 1 : s Comparing results with CPU computation... PASSED
41 Mitglied der Helmholtz-Gemeinschaft OpenCL Basics Extra slides Willi Homberg
42 Cell Cluster JUICEnext 35 QS Ghz 2 Cell processors (CBE) 8 GB Memory 4x InfiniBand adapter (SDR) Frontend: x86 compatible Interconnect switch: IB (Cisco) Peak performance: 1 blade: 217,6 GFLOPS peak (64 bit float) 35 blades: 7 TFLOPS peak (64 bit float) Slide 42
43 JUICEnext: Getting started PLATFORM NAME : IBM PLATFORM VERSION : OpenCL PLATFORM PROFILE : FULL_PROFILE PLATFORM VENDOR : IBM PLATFORM EXTENSIONS : 2 devices found supporting OpenCL Device name :ACCELERATOR PowerXCell8i processor Device version :OpenCL Device profile :EMBEDDED_PROFILE Device vendor :IBM Device extensions :cl_khr_byte_addressable_store Max Compute Units : 16 Amount of Global Memory : bytes Amount of Local Memory : bytes Max Work Group Size : 256 Max Work Item Dimensions : 3 Max Work Items on dimemsion 0 : 256 Max Work Items on dimemsion 1 : 256 Max Work Items on dimemsion 2 : 256 Device name :ACCELERATOR PowerXCell8i processor Device version :OpenCL Device profile :EMBEDDED_PROFILE...
44 JUICEnext: Getting started OpenCL environment: access IBM SDK: /srv/software/opencl_cell samples: /srv/software/opencl_cell/samples e.g. copy sample to your $HOME directory: cd /srv/software/opencl_cell/samples cp -a blackscholes $HOME then: qsub -I cd $HOME/blackscholes/ppc make./bsop --help
Course materials. In addition to these slides, C++ API header files, a set of exercises, and solutions, the following are useful:
Course materials In addition to these slides, C++ API header files, a set of exercises, and solutions, the following are useful: OpenCL C 1.2 Reference Card OpenCL C++ 1.2 Reference Card These cards will
Introduction to OpenCL Programming. Training Guide
Introduction to OpenCL Programming Training Guide Publication #: 137-41768-10 Rev: A Issue Date: May, 2010 Introduction to OpenCL Programming PID: 137-41768-10 Rev: A May, 2010 2010 Advanced Micro Devices
Lecture 3. Optimising OpenCL performance
Lecture 3 Optimising OpenCL performance Based on material by Benedict Gaster and Lee Howes (AMD), Tim Mattson (Intel) and several others. - Page 1 Agenda Heterogeneous computing and the origins of OpenCL
Cross-Platform GP with Organic Vectory BV Project Services Consultancy Services Expertise Markets 3D Visualization Architecture/Design Computing Embedded Software GIS Finance George van Venrooij Organic
Introducing PgOpenCL A New PostgreSQL Procedural Language Unlocking the Power of the GPU! By Tim Child
Introducing A New PostgreSQL Procedural Language Unlocking the Power of the GPU! By Tim Child Bio Tim Child 35 years experience of software development Formerly VP Oracle Corporation VP BEA Systems Inc.
gpus1 Ubuntu 10.04 Available via ssh
gpus1 Ubuntu 10.04 Available via ssh root@gpus1:[~]#lspci -v grep VGA 01:04.0 VGA compatible controller: Matrox Graphics, Inc. MGA G200eW WPCM450 (rev 0a) 03:00.0 VGA compatible controller: nvidia Corporation
WebCL for Hardware-Accelerated Web Applications. Won Jeon, Tasneem Brutch, and Simon Gibbs
WebCL for Hardware-Accelerated Web Applications Won Jeon, Tasneem Brutch, and Simon Gibbs What is WebCL? WebCL is a JavaScript binding to OpenCL. WebCL enables significant acceleration of compute-intensive
GPU System Architecture. Alan Gray EPCC The University of Edinburgh
GPU System Architecture EPCC The University of Edinburgh Outline Why do we want/need accelerators such as GPUs? GPU-CPU comparison Architectural reasons for GPU performance advantages GPU accelerated systems
Experiences on using GPU accelerators for data analysis in ROOT/RooFit
Experiences on using GPU accelerators for data analysis in ROOT/RooFit Sverre Jarp, Alfio Lazzaro, Julien Leduc, Yngve Sneen Lindal, Andrzej Nowak European Organization for Nuclear Research (CERN), Geneva,
Optimization. NVIDIA OpenCL Best Practices Guide. Version 1.0
Optimization NVIDIA OpenCL Best Practices Guide Version 1.0 August 10, 2009 NVIDIA OpenCL Best Practices Guide REVISIONS Original release: July 2009 ii August 16, 2009 Table of Contents Preface... v What
OpenCL Programming for the CUDA Architecture. Version 2.3
OpenCL Programming for the CUDA Architecture Version 2.3 8/31/2009 In general, there are multiple ways of implementing a given algorithm in OpenCL and these multiple implementations can have vastly different
Programming Guide. ATI Stream Computing OpenCL. June 2010. rev1.03
Programming Guide ATI Stream Computing OpenCL June 2010 rev1.03 2010 Advanced Micro Devices, Inc. All rights reserved. AMD, the AMD Arrow logo, ATI, the ATI logo, Radeon, FireStream, FirePro, Catalyst,
Overview. Lecture 1: an introduction to CUDA. Hardware view. Hardware view. hardware view software view CUDA programming
Overview Lecture 1: an introduction to CUDA Mike Giles [email protected] hardware view software view Oxford University Mathematical Institute Oxford e-research Centre Lecture 1 p. 1 Lecture 1 p.
Accelerating sequential computer vision algorithms using OpenMP and OpenCL on commodity parallel hardware
Accelerating sequential computer vision algorithms using OpenMP and OpenCL on commodity parallel hardware 25 August 2014 Copyright 2001 2014 by NHL Hogeschool and Van de Loosdrecht Machine Vision BV All
How OpenCL enables easy access to FPGA performance?
How OpenCL enables easy access to FPGA performance? Suleyman Demirsoy Agenda Introduction OpenCL Overview S/W Flow H/W Architecture Product Information & design flow Applications Additional Collateral
GPGPU. General Purpose Computing on. Diese Folien wurden von Mathias Bach und David Rohr erarbeitet
GPGPU General Purpose Computing on Graphics Processing Units Diese Folien wurden von Mathias Bach und David Rohr erarbeitet Volker Lindenstruth (www.compeng.de) 15. November 2011 Copyright, Goethe Uni,
AMD Accelerated Parallel Processing. OpenCL Programming Guide. November 2013. rev2.7
AMD Accelerated Parallel Processing OpenCL Programming Guide November 2013 rev2.7 2013 Advanced Micro Devices, Inc. All rights reserved. AMD, the AMD Arrow logo, AMD Accelerated Parallel Processing, the
Parallel Programming Survey
Christian Terboven 02.09.2014 / Aachen, Germany Stand: 26.08.2014 Version 2.3 IT Center der RWTH Aachen University Agenda Overview: Processor Microarchitecture Shared-Memory
OpenCL Optimization. San Jose 10/2/2009 Peng Wang, NVIDIA
OpenCL Optimization San Jose 10/2/2009 Peng Wang, NVIDIA Outline Overview The CUDA architecture Memory optimization Execution configuration optimization Instruction optimization Summary Overall Optimization
Programming models for heterogeneous computing. Manuel Ujaldón Nvidia CUDA Fellow and A/Prof. Computer Architecture Department University of Malaga
Programming models for heterogeneous computing Manuel Ujaldón Nvidia CUDA Fellow and A/Prof. Computer Architecture Department University of Malaga Talk outline [30 slides] 1. Introduction [5 slides] 2.
GPU Parallel Computing Architecture and CUDA Programming Model
GPU Parallel Computing Architecture and CUDA Programming Model John Nickolls Outline Why GPU Computing? GPU Computing Architecture Multithreading and Arrays Data Parallel Problem Decomposition Parallel
Introduction to GP-GPUs. Advanced Computer Architectures, Cristina Silvano, Politecnico di Milano 1
Introduction to GP-GPUs Advanced Computer Architectures, Cristina Silvano, Politecnico di Milano 1 GPU Architectures: How do we reach here? NVIDIA Fermi, 512 Processing Elements (PEs) 2 What Can It Do?
COSCO 2015 Heterogeneous Computing Programming
COSCO 2015 Heterogeneous Computing Programming Michael Meyer, Shunsuke Ishikuro Supporters: Kazuaki Sasamoto, Ryunosuke Murakami July 24th, 2015 Heterogeneous Computing Programming 1. Overview 2. Methodology
Introduction to GPGPU. Tiziano Diamanti [email protected]
[email protected] Agenda From GPUs to GPGPUs GPGPU architecture CUDA programming model Perspective projection Vectors that connect the vanishing point to every point of the 3D model will intersecate
Next Generation GPU Architecture Code-named Fermi
Next Generation GPU Architecture Code-named Fermi The Soul of a Supercomputer in the Body of a GPU Why is NVIDIA at Super Computing? Graphics is a throughput problem paint every pixel within frame time
Altera SDK for OpenCL
Altera SDK for OpenCL Best Practices Guide Subscribe OCL003-15.0.0 101 Innovation Drive San Jose, CA 95134 www.altera.com TOC-2 Contents...1-1 Introduction...1-1 FPGA Overview...1-1 Pipelines... 1-2 Single
Introduction to GPU hardware and to CUDA
Introduction to GPU hardware and to CUDA Philip Blakely Laboratory for Scientific Computing, University of Cambridge Philip Blakely (LSC) GPU introduction 1 / 37 Course outline Introduction to GPU hardware
Java GPU Computing. Maarten Steur & Arjan Lamers
Java GPU Computing Maarten Steur & Arjan Lamers Overzicht OpenCL Simpel voorbeeld Casus Tips & tricks Vragen Waarom GPU Computing Afkortingen CPU, GPU, APU Khronos: OpenCL, OpenGL Nvidia: CUDA JogAmp JOCL,
GPU Architectures. A CPU Perspective. Data Parallelism: What is it, and how to exploit it? Workload characteristics
GPU Architectures A CPU Perspective Derek Hower AMD Research 5/21/2013 Goals Data Parallelism: What is it, and how to exploit it? Workload characteristics Execution Models / GPU Architectures MIMD (SPMD),
Introduction to GPU Architecture
Introduction to GPU Architecture Ofer Rosenberg, PMTS SW, OpenCL Dev. Team AMD Based on From Shader Code to a Teraflop: How GPU Shader Cores Work, By Kayvon Fatahalian, Stanford University Content 1. Three
Graphics Cards and Graphics Processing Units. Ben Johnstone Russ Martin November 15, 2011
Graphics Cards and Graphics Processing Units Ben Johnstone Russ Martin November 15, 2011 Contents Graphics Processing Units (GPUs) Graphics Pipeline Architectures 8800-GTX200 Fermi Cayman Performance Analysis
PDC Summer School Introduction to High- Performance Computing: OpenCL Lab
PDC Summer School Introduction to High- Performance Computing: OpenCL Lab Instructor: David Black-Schaffer Introduction This lab assignment is designed to give you experience
AMD GPU Architecture. OpenCL Tutorial, PPAM 2009. Dominik Behr September 13th, 2009
AMD GPU Architecture OpenCL Tutorial, PPAM 2009 Dominik Behr September 13th, 2009 Overview AMD GPU architecture How OpenCL maps on GPU and CPU How to optimize for AMD GPUs and CPUs in OpenCL 2 AMD GPU
A GPU COMPUTING PLATFORM (SAGA) AND A CFD CODE ON GPU FOR AEROSPACE APPLICATIONS
A GPU COMPUTING PLATFORM (SAGA) AND A CFD CODE ON GPU FOR AEROSPACE APPLICATIONS SUDHAKARAN.G APCF, AERO, VSSC, ISRO 914712564742 [email protected] THOMAS.C.BABU APCF, AERO, VSSC, ISRO 914712565833
CUDA programming on NVIDIA GPUs
p. 1/21 on NVIDIA GPUs Mike Giles [email protected] Oxford University Mathematical Institute Oxford-Man Institute for Quantitative Finance Oxford eresearch Centre p. 2/21 Overview hardware view
Introduction GPU Hardware GPU Computing Today GPU Computing Example Outlook Summary. GPU Computing. Numerical Simulation - from Models to Software
GPU Computing Numerical Simulation - from Models to Software Andreas Barthels JASS 2009, Course 2, St. Petersburg, Russia Prof. Dr. Sergey Y. Slavyanov St. Petersburg State University Prof. Dr. Thomas
RWTH GPU Cluster. Sandra Wienke [email protected] November 2012. Rechen- und Kommunikationszentrum (RZ) Fotos: Christian Iwainsky
RWTH GPU Cluster Fotos: Christian Iwainsky Sandra Wienke [email protected] November 2012 Rechen- und Kommunikationszentrum (RZ) The RWTH GPU Cluster GPU Cluster: 57 Nvidia Quadro 6000 (Fermi) innovative
Introduction to Numerical General Purpose GPU Computing with NVIDIA CUDA. Part 1: Hardware design and programming model
Introduction to Numerical General Purpose GPU Computing with NVIDIA CUDA Part 1: Hardware design and programming model Amin Safi Faculty of Mathematics, TU dortmund January 22, 2016 Table of Contents Set
GPUs for Scientific Computing
GPUs for Scientific Computing p. 1/16 GPUs for Scientific Computing Mike Giles [email protected] Oxford-Man Institute of Quantitative Finance Oxford University Mathematical Institute Oxford e-research
SYCL for OpenCL. Andrew Richards, CEO Codeplay & Chair SYCL Working group GDC, March 2014. Copyright Khronos Group 2014 - Page 1
SYCL for OpenCL Andrew Richards, CEO Codeplay & Chair SYCL Working group GDC, March 2014 Copyright Khronos Group 2014 - Page 1 Where is OpenCL today? OpenCL: supported by a very wide range of platforms
QCD as a Video Game?
QCD as a Video Game? Sándor D. Katz Eötvös University Budapest in collaboration with Győző Egri, Zoltán Fodor, Christian Hoelbling Dániel Nógrádi, Kálmán Szabó Outline 1. Introduction 2. GPU architecture
CUDA SKILLS. Yu-Hang Tang. June 23-26, 2015 CSRC, Beijing
CUDA SKILLS Yu-Hang Tang June 23-26, 2015 CSRC, Beijing day1.pdf at /home/ytang/slides Referece solutions coming soon Online CUDA API documentation http://docs.nvidia.com/cuda/index.html Yu-Hang Tang @
ST810 Advanced Computing
ST810 Advanced Computing Lecture 17: Parallel computing part I Eric B. Laber Hua Zhou Department of Statistics North Carolina State University Mar 13, 2013 Outline computing Hardware computing overview
OpenCL. An Introduction for HPC programmers. Tim Mattson, Intel
OpenCL An Introduction for HPC programmers (based on a tutorial presented at ISC 11 by Tim Mattson and Udeepta Bordoloi) Tim Mattson, Intel Acknowledgements: Ben Gaster (AMD), Udeepta Bordoloi (AMD) and
Introduction to GPU Programming Languages
CSC 391/691: GPU Programming Fall 2011 Introduction to GPU Programming Languages Copyright 2011 Samuel S. Cho http://www.umiacs.umd.edu/ research/gpu/facilities.html Maryland CPU/GPU Cluster Infrastructure
Overview on Modern Accelerators and Programming Paradigms Ivan Giro7o [email protected]
Overview on Modern Accelerators and Programming Paradigms Ivan Giro7o [email protected] Informa(on & Communica(on Technology Sec(on (ICTS) Interna(onal Centre for Theore(cal Physics (ICTP) Mul(ple Socket
The High Performance Internet of Things: using GVirtuS for gluing cloud computing and ubiquitous connected devices
WS on Models, Algorithms and Methodologies for Hierarchical Parallelism in new HPC Systems The High Performance Internet of Things: using GVirtuS for gluing cloud computing and ubiquitous connected devices
Stream Processing on GPUs Using Distributed Multimedia Middleware
Stream Processing on GPUs Using Distributed Multimedia Middleware Michael Repplinger 1,2, and Philipp Slusallek 1,2 1 Computer Graphics Lab, Saarland University, Saarbrücken, Germany 2 German Research
Evaluation of CUDA Fortran for the CFD code Strukti
Evaluation of CUDA Fortran for the CFD code Strukti Practical term report from Stephan Soller High performance computing center Stuttgart 1 Stuttgart Media University 2 High performance computing center
Multi-Threading Performance on Commodity Multi-Core Processors
Multi-Threading Performance on Commodity Multi-Core Processors Jie Chen and William Watson III Scientific Computing Group Jefferson Lab 12000 Jefferson Ave. Newport News, VA 23606 Organization Introduction
OpenPOWER Outlook AXEL KOEHLER SR. SOLUTION ARCHITECT HPC
OpenPOWER Outlook AXEL KOEHLER SR. SOLUTION ARCHITECT HPC Driving industry innovation The goal of the OpenPOWER Foundation is to create an open ecosystem, using the POWER Architecture to share expertise,
OpenACC 2.0 and the PGI Accelerator Compilers
OpenACC 2.0 and the PGI Accelerator Compilers Michael Wolfe The Portland Group [email protected] This presentation discusses the additions made to the OpenACC API in Version 2.0. I will also present
E6895 Advanced Big Data Analytics Lecture 14:! NVIDIA GPU Examples and GPU on ios devices
E6895 Advanced Big Data Analytics Lecture 14: NVIDIA GPU Examples and GPU on ios devices Ching-Yung Lin, Ph.D. Adjunct Professor, Dept. of Electrical Engineering and Computer Science IBM Chief Scientist,
Lecture 1: an introduction to CUDA
Lecture 1: an introduction to CUDA Mike Giles [email protected] Oxford University Mathematical Institute Oxford e-research Centre Lecture 1 p. 1 Overview hardware view software view CUDA programming
FPGA Acceleration using OpenCL & PCIe Accelerators MEW 25
FPGA Acceleration using OpenCL & PCIe Accelerators MEW 25 December 2014 FPGAs in the news» Catapult» Accelerate BING» 2x search acceleration:» ½ the number of servers»
LBM BASED FLOW SIMULATION USING GPU COMPUTING PROCESSOR
LBM BASED FLOW SIMULATION USING GPU COMPUTING PROCESSOR Frédéric Kuznik, frederic.kuznik@insa lyon.fr 1 Framework Introduction Hardware architecture CUDA overview Implementation details A simple case:
1 DCSC/AU: HUGE. DeIC Sekretariat 2013-03-12/RB. Bilag 1. DeIC (DCSC) Scientific Computing Installations
Bilag 1 2013-03-12/RB DeIC (DCSC) Scientific Computing Installations DeIC, previously DCSC, currently has a number of scientific computing installations, distributed at five regional operating centres.
Intro to GPU computing. Spring 2015 Mark Silberstein, 048661, Technion 1
Intro to GPU computing Spring 2015 Mark Silberstein, 048661, Technion 1 Serial vs. parallel program One instruction at a time Multiple instructions in parallel Spring 2015 Mark Silberstein, 048661, Technion
FLOATING-POINT ARITHMETIC IN AMD PROCESSORS MICHAEL SCHULTE AMD RESEARCH JUNE 2015
FLOATING-POINT ARITHMETIC IN AMD PROCESSORS MICHAEL SCHULTE AMD RESEARCH JUNE 2015 AGENDA The Kaveri Accelerated Processing Unit (APU) The Graphics Core Next Architecture and its Floating-Point Arithmetic
CUDA Basics. Murphy Stein New York University
CUDA Basics Murphy Stein New York University Overview Device Architecture CUDA Programming Model Matrix Transpose in CUDA Further Reading What is CUDA? CUDA stands for: Compute Unified Device Architecture
Embedded Systems: map to FPGA, GPU, CPU?
Embedded Systems: map to FPGA, GPU, CPU? Jos van Eijndhoven [email protected] Bits&Chips Embedded systems Nov 7, 2013 # of transistors Moore s law versus Amdahl s law Computational Capacity Hardware
OpenMP Programming on ScaleMP
OpenMP Programming on ScaleMP Dirk Schmidl [email protected] Rechen- und Kommunikationszentrum (RZ) MPI vs. OpenMP MPI distributed address space explicit message passing typically code redesign
Optimizing Code for Accelerators: The Long Road to High Performance
Optimizing Code for Accelerators: The Long Road to High Performance Hans Vandierendonck Mons GPU Day November 9 th, 2010 The Age of Accelerators 2 Accelerators in Real Life 3 Latency (ps/inst) Why Accelerators?
Accelerating Intensity Layer Based Pencil Filter Algorithm using CUDA
Accelerating Intensity Layer Based Pencil Filter Algorithm using CUDA Dissertation submitted in partial fulfillment of the requirements for the degree of Master of Technology, Computer Engineering by Amol
OpenCL Static C++ Kernel Language Extension
OpenCL Static C++ Kernel Language Extension Document Revision: 04 Advanced Micro Devices Authors: Ofer Rosenberg, Benedict R. Gaster, Bixia Zheng, Irina Lipov December 15, 2011 Contents 1 Overview... 3
NVIDIA CUDA Software and GPU Parallel Computing Architecture. David B. Kirk, Chief Scientist
NVIDIA CUDA Software and GPU Parallel Computing Architecture David B. Kirk, Chief Scientist Outline Applications of GPU Computing CUDA Programming Model Overview Programming in CUDA The Basics How to Get
Lecture 3: Modern GPUs A Hardware Perspective Mohamed Zahran (aka Z) [email protected] http://www.mzahran.com
CSCI-GA.3033-012 Graphics Processing Units (GPUs): Architecture and Programming Lecture 3: Modern GPUs A Hardware Perspective Mohamed Zahran (aka Z) [email protected] http://www.mzahran.com Modern GPU
HETEROGENEOUS HPC, ARCHITECTURE OPTIMIZATION, AND NVLINK
HETEROGENEOUS HPC, ARCHITECTURE OPTIMIZATION, AND NVLINK Steve Oberlin CTO, Accelerated Computing US to Build Two Flagship Supercomputers SUMMIT SIERRA Partnership for Science 100-300 PFLOPS Peak Performance
Maximize Application Performance On the Go and In the Cloud with OpenCL* on Intel Architecture
Maximize Application Performance On the Go and In the Cloud with OpenCL* on Intel Architecture Arnon Peleg (Intel) Ben Ashbaugh (Intel) Dave Helmly (Adobe) Legal INFORMATION IN THIS DOCUMENT IS PROVIDED
HPC with Multicore and GPUs
HPC with Multicore and GPUs Stan Tomov Electrical Engineering and Computer Science Department University of Tennessee, Knoxville CS 594 Lecture Notes March 4, 2015 1/18 Outline! Introduction - Hardware
GPU File System Encryption Kartik Kulkarni and Eugene Linkov
GPU File System Encryption Kartik Kulkarni and Eugene Linkov 5/10/2012 SUMMARY. We implemented a file system that encrypts and decrypts files. The implementation uses the AES algorithm computed through
INTEL PARALLEL STUDIO EVALUATION GUIDE. Intel Cilk Plus: A Simple Path to Parallelism
Intel Cilk Plus: A Simple Path to Parallelism Compiler extensions to simplify task and data parallelism Intel Cilk Plus adds simple language extensions to express data and task parallelism to the C and
Porting the Plasma Simulation PIConGPU to Heterogeneous Architectures with Alpaka
Porting the Plasma Simulation PIConGPU to Heterogeneous Architectures with Alpaka René Widera1, Erik Zenker1,2, Guido Juckeland1, Benjamin Worpitz1,2, Axel Huebl1,2, Andreas Knüpfer2, Wolfgang E. Nagel2,
ELEC 377. Operating Systems. Week 1 Class 3
Operating Systems Week 1 Class 3 Last Class! Computer System Structure, Controllers! Interrupts & Traps! I/O structure and device queues.! Storage Structure & Caching! Hardware Protection! Dual Mode Operation
Applications to Computational Financial and GPU Computing. May 16th. Dr. Daniel Egloff +41 44 520 01 17 +41 79 430 03 61
F# Applications to Computational Financial and GPU Computing May 16th Dr. Daniel Egloff +41 44 520 01 17 +41 79 430 03 61 Today! Why care about F#? Just another fashion?! Three success stories! How Alea.cuBase
How To Test Your Code On A Cuda Gdb (Gdb) On A Linux Computer With A Gbd (Gbd) And Gbbd Gbdu (Gdb) (Gdu) (Cuda
Mitglied der Helmholtz-Gemeinschaft Hands On CUDA Tools and Performance-Optimization JSC GPU Programming Course 26. März 2011 Dominic Eschweiler Outline of This Talk Introduction Setup CUDA-GDB Profiling
GPU Profiling with AMD CodeXL
GPU Profiling with AMD CodeXL Software Profiling Course Hannes Würfel OUTLINE 1. Motivation 2. GPU Recap 3. OpenCL 4. CodeXL Overview 5. CodeXL Internals 6. CodeXL Profiling 7. CodeXL Debugging 8. Sources
GPU Computing - CUDA
GPU Computing - CUDA A short overview of hardware and programing model Pierre Kestener 1 1 CEA Saclay, DSM, Maison de la Simulation Saclay, June 12, 2012 Atelier AO and GPU 1 / 37 Content Historical perspective
Lecture 11: Multi-Core and GPU. Multithreading. Integration of multiple processor cores on a single chip.
Lecture 11: Multi-Core and GPU Multi-core computers Multithreading GPUs General Purpose GPUs Zebo Peng, IDA, LiTH 1 Multi-Core System Integration of multiple processor cores on a single chip. To provide
HP ProLiant SL270s Gen8 Server. Evaluation Report
HP ProLiant SL270s Gen8 Server Evaluation Report Thomas Schoenemeyer, Hussein Harake and Daniel Peter Swiss National Supercomputing Centre (CSCS), Lugano Institute of Geophysics, ETH Zürich [email protected]
GPU Computing with CUDA Lecture 2 - CUDA Memories. Christopher Cooper Boston University August, 2011 UTFSM, Valparaíso, Chile
GPU Computing with CUDA Lecture 2 - CUDA Memories Christopher Cooper Boston University August, 2011 UTFSM, Valparaíso, Chile 1 Outline of lecture Recap of Lecture 1 Warp scheduling CUDA Memory hierarchy
Binary search tree with SIMD bandwidth optimization using SSE
Binary search tree with SIMD bandwidth optimization using SSE Bowen Zhang, Xinwei Li 1.ABSTRACT In-memory tree structured index search is a fundamental database operation. Modern processors provide tremendous
GPU Hardware Performance. Fall 2015
Fall 2015 Atomic operations performs read-modify-write operations on shared or global memory no interference with other threads for 32-bit and 64-bit integers (c. c. 1.2), float addition (c. c. 2.0) using
Cluster performance, how to get the most out of Abel. Ole W. Saastad, Dr.Scient USIT / UAV / FI April 18 th 2013
Cluster performance, how to get the most out of Abel Ole W. Saastad, Dr.Scient USIT / UAV / FI April 18 th 2013 Introduction Architecture x86-64 and NVIDIA Compilers MPI Interconnect Storage Batch queue
CFD Implementation with In-Socket FPGA Accelerators
CFD Implementation with In-Socket FPGA Accelerators Ivan Gonzalez UAM Team at DOVRES FuSim-E Programme Symposium: CFD on Future Architectures C 2 A 2 S 2 E DLR Braunschweig 14 th -15 th October 2009 Outline
GPGPU for Real-Time Data Analytics: Introduction. Nanyang Technological University, Singapore 2
GPGPU for Real-Time Data Analytics: Introduction Bingsheng He 1, Huynh Phung Huynh 2, Rick Siow Mong Goh 2 1 Nanyang Technological University, Singapore 2 A*STAR Institute of High Performance Computing,
Direct GPU/FPGA Communication Via PCI Express
Direct GPU/FPGA Communication Via PCI Express Ray Bittner, Erik Ruf Microsoft Research Redmond, USA {raybit,erikruf}@microsoft.com Abstract Parallel processing has hit mainstream computing in the form
Trends in High-Performance Computing for Power Grid Applications
Trends in High-Performance Computing for Power Grid Applications Franz Franchetti ECE, Carnegie Mellon University www.spiral.net Co-Founder, SpiralGen www.spiralgen.com This talk presents my personal views
Hardware-Aware Analysis and. Presentation Date: Sep 15 th 2009 Chrissie C. Cui
Hardware-Aware Analysis and Optimization of Stable Fluids Presentation Date: Sep 15 th 2009 Chrissie C. Cui Outline Introduction Highlights Flop and Bandwidth Analysis Mehrstellen Schemes Advection Caching
Optimizing GPU-based application performance for the HP for the HP ProLiant SL390s G7 server
Optimizing GPU-based application performance for the HP for the HP ProLiant SL390s G7 server Technology brief Introduction... 2 GPU-based computing... 2 ProLiant SL390s GPU-enabled architecture... 2 Optimizing
OpenACC Basics Directive-based GPGPU Programming
OpenACC Basics Directive-based GPGPU Programming Sandra Wienke, M.Sc. [email protected] Center for Computing and Communication RWTH Aachen University Rechen- und Kommunikationszentrum (RZ) PPCES,
How To Build A Supermicro Computer With A 32 Core Power Core (Powerpc) And A 32-Core (Powerpc) (Powerpowerpter) (I386) (Amd) (Microcore) (Supermicro) (
TECHNICAL GUIDELINES FOR APPLICANTS TO PRACE 7 th CALL (Tier-0) Contributing sites and the corresponding computer systems for this call are: GCS@Jülich, Germany IBM Blue Gene/Q GENCI@CEA, France Bull Bullx
Resource Scheduling Best Practice in Hybrid Clusters
Available online at www.prace-ri.eu Partnership for Advanced Computing in Europe Resource Scheduling Best Practice in Hybrid Clusters C. Cavazzoni a, A. Federico b, D. Galetti a, G. Morelli b, A. Pieretti
Tutorial: Harnessing the Power of FPGAs using Altera s OpenCL Compiler Desh Singh, Tom Czajkowski, Andrew Ling
Tutorial: Harnessing the Power of FPGAs using Altera s OpenCL Compiler Desh Singh, Tom Czajkowski, Andrew Ling OPENCL INTRODUCTION Programmable Solutions Technology scaling favors programmability and parallelism
High Performance Computing in CST STUDIO SUITE
High Performance Computing in CST STUDIO SUITE Felix Wolfheimer GPU Computing Performance Speedup 18 16 14 12 10 8 6 4 2 0 Promo offer for EUC participants: 25% discount for K40 cards Speedup of Solver
