Speeding up GPU-based password cracking
|
|
|
- Denis Lucas
- 9 years ago
- Views:
Transcription
1 Speeding up GPU-based password cracking SHARCS 2012 Martijn Sprengers 1,2 Lejla Batina 2,3 KPMG IT Advisory 1 Radboud University Nijmegen 2 K.U. Leuven 3 March 17-18, 2012
2 Who am I? Professional life Ethical hacker KPMG IT Advisory Education Master Computer Security at the Kerckhoffs Institute Expertise and experience Computer and network security Password cracking Social Engineering Spare time Martijn Sprengers, Lejla Batina March 17-18, 2012 Speeding up GPU-based password cracking 2 / 28
3 Cracking password hashes with GPU s Goals Show how password hashing schemes can be efficiently implemented on GPU s Impact on current authentication mechanisms Pose relevant questions immediately but save discussions for the end Outline Background information on MD5-crypt and GPU Optimizations and speed-ups Results and improvements Martijn Sprengers, Lejla Batina March 17-18, 2012 Speeding up GPU-based password cracking 3 / 28
4 Cracking password hashes with GPU s Goals Show how password hashing schemes can be efficiently implemented on GPU s Impact on current authentication mechanisms Pose relevant questions immediately but save discussions for the end Outline Background information on MD5-crypt and GPU Optimizations and speed-ups Results and improvements Martijn Sprengers, Lejla Batina March 17-18, 2012 Speeding up GPU-based password cracking 3 / 28
5 Motivation Why password hashing schemes? Database leakage Disgruntled employee SQL injections Accessible storage SAM file (Windows) passwd file (Unix) Why exhaustive search? Humans and randomness Humans and memorability Limited keyspace enables exhaustive search Martijn Sprengers, Lejla Batina March 17-18, 2012 Speeding up GPU-based password cracking 4 / 28
6 Motivation Why password hashing schemes? Database leakage Disgruntled employee SQL injections Accessible storage SAM file (Windows) passwd file (Unix) Why exhaustive search? Humans and randomness Humans and memorability Limited keyspace enables exhaustive search Martijn Sprengers, Lejla Batina March 17-18, 2012 Speeding up GPU-based password cracking 4 / 28
7 Why exhaustive search? Martijn Sprengers, Lejla Batina March 17-18, 2012 Speeding up GPU-based password cracking 5 / 28
8 Motivation Why MD5-crypt? Commonly used Default Unix scheme, Cisco routers, RIPE authentication Basis for other hashing schemes and frameworks SHA-crypt, bcrypt, PBKDF2 Why GPU? New API s support native arithmetic operations Designed for highly parallelized algorithms Martijn Sprengers, Lejla Batina March 17-18, 2012 Speeding up GPU-based password cracking 6 / 28
9 Motivation Why MD5-crypt? Commonly used Default Unix scheme, Cisco routers, RIPE authentication Basis for other hashing schemes and frameworks SHA-crypt, bcrypt, PBKDF2 Why GPU? New API s support native arithmetic operations Designed for highly parallelized algorithms Martijn Sprengers, Lejla Batina March 17-18, 2012 Speeding up GPU-based password cracking 6 / 28
10 Password hashing schemes Definition PHS : Z m 2 Z s 2 Z n 2 Properties Correct use of salts Prevents from time-memory trade-off attacks Slow calculation Key-stretching Avoid pipelined implementations Hashing k passwords with the same salt should cost k times more computation time than hashing a single password Martijn Sprengers, Lejla Batina March 17-18, 2012 Speeding up GPU-based password cracking 7 / 28
11 Avoid pipelined implementations Martijn Sprengers, Lejla Batina March 17-18, 2012 Speeding up GPU-based password cracking 8 / 28
12 MD5-crypt MD5-compression round MD5-crypt MD5-crypt( somesalt, password ) = $1$somesalt$W.KCTbPSiFDGffAGOjcBc. Key-stretching 1002 calls to MD5-compression function Concatenates password, salt and intermediate result pseudo randomly Source: Wikipedia Martijn Sprengers, Lejla Batina March 17-18, 2012 Speeding up GPU-based password cracking 9 / 28
13 CUDA and memory model Martijn Sprengers, Lejla Batina March 17-18, 2012 Speeding up GPU-based password cracking 10 / 28
14 Attacker model Assumptions Attacker model Plaintext password recovery Exhaustive search (ciphertext only) No time-memory trade-off Hardware One CUDA enabled GPU: NVIDIA GTX thread processors 60 streaming multiprocessors Password generation Password length < 16 Performance measured in unique password checks per second Martijn Sprengers, Lejla Batina March 17-18, 2012 Speeding up GPU-based password cracking 11 / 28
15 Our optimizations Our optimizations Memory Fast shared memory Algorithm wise Precompute intermediate results Execution configuration Block- and gridsizes Maximizing parallelization Password hashing is embarrassingly parallel Instructions Modulo arithmetic is expensive Control flow Branching is expensive Algorithm optimizations Password length < 16 One call to MD5compress() Password length << 16 Precompute intermediate results Martijn Sprengers, Lejla Batina March 17-18, 2012 Speeding up GPU-based password cracking 12 / 28
16 Our optimizations Our optimizations Memory Fast shared memory Algorithm wise Precompute intermediate results Execution configuration Block- and gridsizes Maximizing parallelization Password hashing is embarrassingly parallel Instructions Modulo arithmetic is expensive Control flow Branching is expensive Algorithm optimizations Password length < 16 One call to MD5compress() Password length << 16 Precompute intermediate results Martijn Sprengers, Lejla Batina March 17-18, 2012 Speeding up GPU-based password cracking 12 / 28
17 Our optimizations Our optimizations Memory Fast shared memory Algorithm wise Precompute intermediate results Execution configuration Block- and gridsizes Maximizing parallelization Password hashing is embarrassingly parallel Instructions Modulo arithmetic is expensive Control flow Branching is expensive Algorithm optimizations Password length < 16 One call to MD5compress() Password length << 16 Precompute intermediate results Martijn Sprengers, Lejla Batina March 17-18, 2012 Speeding up GPU-based password cracking 12 / 28
18 Memory optimizations Constant memory Default: variables stored in local memory Physically resides in global memory (500 clock cycles latency) Cached on chip As fast as register access (1 clock cycle latency per warp) Shared memory User managed cache On chip (2 clock cycles latency per warp) Shared by all threads in a block Small (16384 Bytes per multiprocessor) Accessed via 16 banks Martijn Sprengers, Lejla Batina March 17-18, 2012 Speeding up GPU-based password cracking 13 / 28
19 Memory and algorithm optimizations Martijn Sprengers, Lejla Batina March 17-18, 2012 Speeding up GPU-based password cracking 14 / 28
20 Bank conflicts Problem int shared[threads_per_block][16]; int *buffer = shared[threadid]; Martijn Sprengers, Lejla Batina March 17-18, 2012 Speeding up GPU-based password cracking 15 / 28
21 Bank conflicts Solution int shared[threads_per_block][16+1]; int *buffer = shared[threadid]+1; Martijn Sprengers, Lejla Batina March 17-18, 2012 Speeding up GPU-based password cracking 16 / 28
22 Execution configuration optimizations Influence on our implementation Martijn Sprengers, Lejla Batina March 17-18, 2012 Speeding up GPU-based password cracking 17 / 28
23 Comparison with CPU implementations Martijn Sprengers, Lejla Batina March 17-18, 2012 Speeding up GPU-based password cracking 18 / 28
24 Comparison with other implementations Other implementations Work Cryptographic type Algorithm Speed up GPU over CPU Bernstein et al. [2, 1] Asymmetric ECC 4-5 Manavski et al. [5] Symmetric AES 5-20 Harrison et al. [3] Symmetric AES 4-10 Harrisonet al. [4] Asymmetric RSA 4 This work Hashing MD5-crypt Martijn Sprengers, Lejla Batina March 17-18, 2012 Speeding up GPU-based password cracking 19 / 28
25 Consequences for password safety Influence on password classes Length 26 characters 36 characters 62 characters 94 characters 4 0,5 Seconds 2 Seconds 16 Seconds 2 Minutes 5 13 Seconds 1 Minute 17 Minutes 2 Hours 6 5 Minutes 41 Minutes 18 Hours 10 Days 7 2 Hours 1 Days 46 Days 3 Years 8 2 Days 37 Days 8 Years 264 Years 9 71 Days 4 Years 488 Years Years 10 5 Years 132 Years Years Years Martijn Sprengers, Lejla Batina March 17-18, 2012 Speeding up GPU-based password cracking 20 / 28
26 Conclusions Should we worry? Yes, if your password length is < 9 characters Increase entropy in passwords password policy Advantage: old schemes still usable Disadvantage: humans and randomness Disadvantage: humans and memorability What is a good policy? Increase complexity by at least 4 orders of magnitude Advantage: MD5-crypt still usable Disadvantage: passwords not backwards compatible Disadvantage: Moore s law Switch to SHA-crypt or PBKDF2 Martijn Sprengers, Lejla Batina March 17-18, 2012 Speeding up GPU-based password cracking 21 / 28
27 Conclusions Should we worry? Yes, if your password length is < 9 characters Increase entropy in passwords password policy Advantage: old schemes still usable Disadvantage: humans and randomness Disadvantage: humans and memorability What is a good policy? Increase complexity by at least 4 orders of magnitude Advantage: MD5-crypt still usable Disadvantage: passwords not backwards compatible Disadvantage: Moore s law Switch to SHA-crypt or PBKDF2 Martijn Sprengers, Lejla Batina March 17-18, 2012 Speeding up GPU-based password cracking 21 / 28
28 Future work Future work Optimizations Additional algorithm optimizations Newer hardware Time-Memory Trade-Off Heterogenous crack clusters Consisting of a mix of GPU s, CPU s, mobile devices, etc. Large distributed environments Jungle computing or Amazon s EC2 OpenCL Other schemes and applications SHA-crypt, bcrypt, etc. Frameworks as PBKDF2 Martijn Sprengers, Lejla Batina March 17-18, 2012 Speeding up GPU-based password cracking 22 / 28
29 Questions and discussion Thank you for your attention! Any questions? Contact: Martijn Sprengers, Lejla Batina March 17-18, 2012 Speeding up GPU-based password cracking 23 / 28
30 References D. Bernstein, H. C. Chen, C. M. Cheng, T. Lange, R. Niederhagen, P. Schwabe, and B. Y. Yang. ECC2K-130 on NVIDIA GPUs. Progress in Cryptology-INDOCRYPT 2010, pages , D. J. Bernstein, H. C. Chen, M. S. Chen, C. M. Cheng, C. H. Hsiao, T. Lange, Z. C. Lin, and B. Y. Yang. The billion-mulmod-per-second PC. SHARCS Workshop, O. Harrison and J. Waldron. Practical symmetric key cryptography on modern graphics hardware. In Proceedings of the 17th conference on Security symposium, pages USENIX Association, Owen Harrison and John Waldron. Efficient acceleration of asymmetric cryptography on graphics hardware. In Bart Preneel, editor, AFRICACRYPT, volume 5580 of Lecture Notes in Computer Science, pages Springer, S. A. Manavski. CUDA compatible GPU as an efficient hardware accelerator for AES cryptography. In Signal Processing and Communications, ICSPC IEEE International Conference on, pages IEEE, Martijn Sprengers, Lejla Batina March 17-18, 2012 Speeding up GPU-based password cracking 24 / 28
31 Execution configuration optimizations Occupancy Occupancy = Active warps per multiprocessor W α Maximum active warps per multiprocessor W max W α restricted by register and shared memory usage W max restricted by hardware (32 in our case) Programmer can influence W α by setting the number of threads per block T b correctly Martijn Sprengers, Lejla Batina March 17-18, 2012 Speeding up GPU-based password cracking 25 / 28
32 Execution configuration optimizations Theoretical calculation Martijn Sprengers, Lejla Batina March 17-18, 2012 Speeding up GPU-based password cracking 26 / 28
33 Execution configuration optimizations Influence on our implementation Martijn Sprengers, Lejla Batina March 17-18, 2012 Speeding up GPU-based password cracking 27 / 28
34 Password Salt MD5Compress(password salt password) result MD5Compress(password $1$ salt result) result Init(buffer) n=0 buffer = password result If(n%3) result buffer = buffer salt else MD5-crypt If(n%7) else buffer = buffer password If(n<1000) MD5Compress(buffer) n++ If(n==1000) result result
GPU-based Password Cracking
Radboud University Nijmegen Faculty of Science Kerckhoffs Institute Master of Science Thesis GPU-based Password Cracking On the Security of Password Hashing Schemes regarding Advances in Graphics Processing
Fast Implementations of AES on Various Platforms
Fast Implementations of AES on Various Platforms Joppe W. Bos 1 Dag Arne Osvik 1 Deian Stefan 2 1 EPFL IC IIF LACAL, Station 14, CH-1015 Lausanne, Switzerland {joppe.bos, dagarne.osvik}@epfl.ch 2 Dept.
Speeding Up RSA Encryption Using GPU Parallelization
2014 Fifth International Conference on Intelligent Systems, Modelling and Simulation Speeding Up RSA Encryption Using GPU Parallelization Chu-Hsing Lin, Jung-Chun Liu, and Cheng-Chieh Li Department of
Fast Software AES Encryption
Calhoun: The NPS Institutional Archive Faculty and Researcher Publications Faculty and Researcher Publications 2010 Fast Software AES Encryption Osvik, Dag Arne Proceedings FSE'10 Proceedings of the 17th
ANALYSIS OF RSA ALGORITHM USING GPU PROGRAMMING
ANALYSIS OF RSA ALGORITHM USING GPU PROGRAMMING Sonam Mahajan 1 and Maninder Singh 2 1 Department of Computer Science Engineering, Thapar University, Patiala, India 2 Department of Computer Science Engineering,
GPU File System Encryption Kartik Kulkarni and Eugene Linkov
GPU File System Encryption Kartik Kulkarni and Eugene Linkov 5/10/2012 SUMMARY. We implemented a file system that encrypts and decrypts files. The implementation uses the AES algorithm computed through
Introduction to GP-GPUs. Advanced Computer Architectures, Cristina Silvano, Politecnico di Milano 1
Introduction to GP-GPUs Advanced Computer Architectures, Cristina Silvano, Politecnico di Milano 1 GPU Architectures: How do we reach here? NVIDIA Fermi, 512 Processing Elements (PEs) 2 What Can It Do?
GPUs for Scientific Computing
GPUs for Scientific Computing p. 1/16 GPUs for Scientific Computing Mike Giles [email protected] Oxford-Man Institute of Quantitative Finance Oxford University Mathematical Institute Oxford e-research
OpenCL Optimization. San Jose 10/2/2009 Peng Wang, NVIDIA
OpenCL Optimization San Jose 10/2/2009 Peng Wang, NVIDIA Outline Overview The CUDA architecture Memory optimization Execution configuration optimization Instruction optimization Summary Overall Optimization
Protecting against modern password cracking
Protecting against modern password cracking Are passwords still an adequate form of authentication? by Yiannis Chrysanthou, MSc (RHUL, 2012), and Allan Tomlinson (supervisor), ISG, Royal Holloway istockphoto/ronen
Introduction to GPU hardware and to CUDA
Introduction to GPU hardware and to CUDA Philip Blakely Laboratory for Scientific Computing, University of Cambridge Philip Blakely (LSC) GPU introduction 1 / 37 Course outline Introduction to GPU hardware
Password Manager with 3-Step Authentication System
Password Manager with 3-Step Authentication System Zhelyazko Petrov, Razvan Ragazan University of Westminster, London [email protected], [email protected] Abstract: A big
GPU Computing with CUDA Lecture 2 - CUDA Memories. Christopher Cooper Boston University August, 2011 UTFSM, Valparaíso, Chile
GPU Computing with CUDA Lecture 2 - CUDA Memories Christopher Cooper Boston University August, 2011 UTFSM, Valparaíso, Chile 1 Outline of lecture Recap of Lecture 1 Warp scheduling CUDA Memory hierarchy
Introduction to GPU Programming Languages
CSC 391/691: GPU Programming Fall 2011 Introduction to GPU Programming Languages Copyright 2011 Samuel S. Cho http://www.umiacs.umd.edu/ research/gpu/facilities.html Maryland CPU/GPU Cluster Infrastructure
ultra fast SOM using CUDA
ultra fast SOM using CUDA SOM (Self-Organizing Map) is one of the most popular artificial neural network algorithms in the unsupervised learning category. Sijo Mathew Preetha Joy Sibi Rajendra Manoj A
Password Cracking in the Cloud
Password Cracking in the Cloud Gautam Korlam Department of Computer Science, UC Santa Barbara [email protected] Report for CS290G Network Security Professor: Dr. Çetin Kaya Koç ABSTRACT Cloud computing
Graphics Cards and Graphics Processing Units. Ben Johnstone Russ Martin November 15, 2011
Graphics Cards and Graphics Processing Units Ben Johnstone Russ Martin November 15, 2011 Contents Graphics Processing Units (GPUs) Graphics Pipeline Architectures 8800-GTX200 Fermi Cayman Performance Analysis
Overview. Lecture 1: an introduction to CUDA. Hardware view. Hardware view. hardware view software view CUDA programming
Overview Lecture 1: an introduction to CUDA Mike Giles [email protected] hardware view software view Oxford University Mathematical Institute Oxford e-research Centre Lecture 1 p. 1 Lecture 1 p.
Next Generation GPU Architecture Code-named Fermi
Next Generation GPU Architecture Code-named Fermi The Soul of a Supercomputer in the Body of a GPU Why is NVIDIA at Super Computing? Graphics is a throughput problem paint every pixel within frame time
NVIDIA GeForce GTX 580 GPU Datasheet
NVIDIA GeForce GTX 580 GPU Datasheet NVIDIA GeForce GTX 580 GPU Datasheet 3D Graphics Full Microsoft DirectX 11 Shader Model 5.0 support: o NVIDIA PolyMorph Engine with distributed HW tessellation engines
Project: Simulated Encrypted File System (SEFS)
Project: Simulated Encrypted File System (SEFS) Omar Chowdhury Fall 2015 CS526: Information Security 1 Motivation Traditionally files are stored in the disk in plaintext. If the disk gets stolen by a perpetrator,
GPU Architectures. A CPU Perspective. Data Parallelism: What is it, and how to exploit it? Workload characteristics
GPU Architectures A CPU Perspective Derek Hower AMD Research 5/21/2013 Goals Data Parallelism: What is it, and how to exploit it? Workload characteristics Execution Models / GPU Architectures MIMD (SPMD),
FIPS 140-2 Non- Proprietary Security Policy. McAfee SIEM Cryptographic Module, Version 1.0
FIPS 40-2 Non- Proprietary Security Policy McAfee SIEM Cryptographic Module, Version.0 Document Version.4 December 2, 203 Document Version.4 McAfee Page of 6 Prepared For: Prepared By: McAfee, Inc. 282
The State of Modern Password Cracking
SESSION ID: PDAC-W05 The State of Modern Password Cracking Christopher Camejo Director of Threat and Vulnerability Analysis NTT Com Security @0x434a Presentation Overview Password Hashing 101 Getting Hashes
GPU Computing with CUDA Lecture 4 - Optimizations. Christopher Cooper Boston University August, 2011 UTFSM, Valparaíso, Chile
GPU Computing with CUDA Lecture 4 - Optimizations Christopher Cooper Boston University August, 2011 UTFSM, Valparaíso, Chile 1 Outline of lecture Recap of Lecture 3 Control flow Coalescing Latency hiding
Guided Performance Analysis with the NVIDIA Visual Profiler
Guided Performance Analysis with the NVIDIA Visual Profiler Identifying Performance Opportunities NVIDIA Nsight Eclipse Edition (nsight) NVIDIA Visual Profiler (nvvp) nvprof command-line profiler Guided
E6895 Advanced Big Data Analytics Lecture 14:! NVIDIA GPU Examples and GPU on ios devices
E6895 Advanced Big Data Analytics Lecture 14: NVIDIA GPU Examples and GPU on ios devices Ching-Yung Lin, Ph.D. Adjunct Professor, Dept. of Electrical Engineering and Computer Science IBM Chief Scientist,
High-Performance Modular Multiplication on the Cell Processor
High-Performance Modular Multiplication on the Cell Processor Joppe W. Bos Laboratory for Cryptologic Algorithms EPFL, Lausanne, Switzerland [email protected] 1 / 19 Outline Motivation and previous work
Password Cracking Beyond Brute-Force
Password Cracking Beyond Brute-Force by Immanuel Willi Most password mechanisms work by comparing a password against a stored reference value. It is insecure to store the whole password, so one-way functions
Common Pitfalls in Cryptography for Software Developers. OWASP AppSec Israel July 2006. The OWASP Foundation http://www.owasp.org/
Common Pitfalls in Cryptography for Software Developers OWASP AppSec Israel July 2006 Shay Zalalichin, CISSP AppSec Division Manager, Comsec Consulting [email protected] Copyright 2006 - The OWASP
Secure Network Communications FIPS 140 2 Non Proprietary Security Policy
Secure Network Communications FIPS 140 2 Non Proprietary Security Policy 21 June 2010 Table of Contents Introduction Module Specification Ports and Interfaces Approved Algorithms Test Environment Roles
A Predictive Model for Cache-Based Side Channels in Multicore and Multithreaded Microprocessors
A Predictive Model for Cache-Based Side Channels in Multicore and Multithreaded Microprocessors Leonid Domnitser, Nael Abu-Ghazaleh and Dmitry Ponomarev Department of Computer Science SUNY-Binghamton {lenny,
Lecture 11: Multi-Core and GPU. Multithreading. Integration of multiple processor cores on a single chip.
Lecture 11: Multi-Core and GPU Multi-core computers Multithreading GPUs General Purpose GPUs Zebo Peng, IDA, LiTH 1 Multi-Core System Integration of multiple processor cores on a single chip. To provide
GPGPU Computing. Yong Cao
GPGPU Computing Yong Cao Why Graphics Card? It s powerful! A quiet trend Copyright 2009 by Yong Cao Why Graphics Card? It s powerful! Processor Processing Units FLOPs per Unit Clock Speed Processing Power
Key & Data Storage on Mobile Devices
Key & Data Storage on Mobile Devices Advanced Computer Networks 2015/2016 Johannes Feichtner [email protected] Outline Why is this topic so delicate? Keys & Key Management High-Level Cryptography
CUDA programming on NVIDIA GPUs
p. 1/21 on NVIDIA GPUs Mike Giles [email protected] Oxford University Mathematical Institute Oxford-Man Institute for Quantitative Finance Oxford eresearch Centre p. 2/21 Overview hardware view
Programming models for heterogeneous computing. Manuel Ujaldón Nvidia CUDA Fellow and A/Prof. Computer Architecture Department University of Malaga
Programming models for heterogeneous computing Manuel Ujaldón Nvidia CUDA Fellow and A/Prof. Computer Architecture Department University of Malaga Talk outline [30 slides] 1. Introduction [5 slides] 2.
NVIDIA Tools For Profiling And Monitoring. David Goodwin
NVIDIA Tools For Profiling And Monitoring David Goodwin Outline CUDA Profiling and Monitoring Libraries Tools Technologies Directions CScADS Summer 2012 Workshop on Performance Tools for Extreme Scale
Side Channel Analysis and Embedded Systems Impact and Countermeasures
Side Channel Analysis and Embedded Systems Impact and Countermeasures Job de Haas Agenda Advances in Embedded Systems Security From USB stick to game console Current attacks Cryptographic devices Side
Optimizing Parallel Reduction in CUDA. Mark Harris NVIDIA Developer Technology
Optimizing Parallel Reduction in CUDA Mark Harris NVIDIA Developer Technology Parallel Reduction Common and important data parallel primitive Easy to implement in CUDA Harder to get it right Serves as
Applications to Computational Financial and GPU Computing. May 16th. Dr. Daniel Egloff +41 44 520 01 17 +41 79 430 03 61
F# Applications to Computational Financial and GPU Computing May 16th Dr. Daniel Egloff +41 44 520 01 17 +41 79 430 03 61 Today! Why care about F#? Just another fashion?! Three success stories! How Alea.cuBase
Karsten Nohl, [email protected]. Breaking GSM phone privacy
arsten Nohl, [email protected] Breaking GSM phone privacy GSM is global, omnipresent and wants to be hacked 80% of mobile phone market 200+ countries 5 billion users! GSM encryption introduced in 1987
Lecture 4 Data Encryption Standard (DES)
Lecture 4 Data Encryption Standard (DES) 1 Block Ciphers Map n-bit plaintext blocks to n-bit ciphertext blocks (n = block length). For n-bit plaintext and ciphertext blocks and a fixed key, the encryption
Lecture Objectives. Lecture 8 Mobile Networks: Security in Wireless LANs and Mobile Networks. Agenda. References
Lecture Objectives Wireless Networks and Mobile Systems Lecture 8 Mobile Networks: Security in Wireless LANs and Mobile Networks Introduce security vulnerabilities and defenses Describe security functions
HPC with Multicore and GPUs
HPC with Multicore and GPUs Stan Tomov Electrical Engineering and Computer Science Department University of Tennessee, Knoxville CS 594 Lecture Notes March 4, 2015 1/18 Outline! Introduction - Hardware
Encrypting Network Traffic
Encrypting Network Traffic Mark Lomas Computer Security Group University of Cambridge Computer Laboratory Encryption may be used to maintain the secrecy of information, to help detect when messages have
In-Memory Databases Algorithms and Data Structures on Modern Hardware. Martin Faust David Schwalb Jens Krüger Jürgen Müller
In-Memory Databases Algorithms and Data Structures on Modern Hardware Martin Faust David Schwalb Jens Krüger Jürgen Müller The Free Lunch Is Over 2 Number of transistors per CPU increases Clock frequency
Chapter 11 Security+ Guide to Network Security Fundamentals, Third Edition Basic Cryptography
Chapter 11 Security+ Guide to Network Security Fundamentals, Third Edition Basic Cryptography What Is Steganography? Steganography Process of hiding the existence of the data within another file Example:
Lecture 3: Modern GPUs A Hardware Perspective Mohamed Zahran (aka Z) [email protected] http://www.mzahran.com
CSCI-GA.3033-012 Graphics Processing Units (GPUs): Architecture and Programming Lecture 3: Modern GPUs A Hardware Perspective Mohamed Zahran (aka Z) [email protected] http://www.mzahran.com Modern GPU
IoT Security Concerns and Renesas Synergy Solutions
IoT Security Concerns and Renesas Synergy Solutions Simon Moore CTO - Secure Thingz Ltd Agenda Introduction to Secure.Thingz. The Relentless Attack on the Internet of Things Building protection with Renesas
Lecture Note 8 ATTACKS ON CRYPTOSYSTEMS I. Sourav Mukhopadhyay
Lecture Note 8 ATTACKS ON CRYPTOSYSTEMS I Sourav Mukhopadhyay Cryptography and Network Security - MA61027 Attacks on Cryptosystems Up to this point, we have mainly seen how ciphers are implemented. We
IJESRT. [Padama, 2(5): May, 2013] ISSN: 2277-9655
IJESRT INTERNATIONAL JOURNAL OF ENGINEERING SCIENCES & RESEARCH TECHNOLOGY Design and Verification of VLSI Based AES Crypto Core Processor Using Verilog HDL Dr.K.Padama Priya *1, N. Deepthi Priya 2 *1,2
GPU System Architecture. Alan Gray EPCC The University of Edinburgh
GPU System Architecture EPCC The University of Edinburgh Outline Why do we want/need accelerators such as GPUs? GPU-CPU comparison Architectural reasons for GPU performance advantages GPU accelerated systems
OpenCL Programming for the CUDA Architecture. Version 2.3
OpenCL Programming for the CUDA Architecture Version 2.3 8/31/2009 In general, there are multiple ways of implementing a given algorithm in OpenCL and these multiple implementations can have vastly different
12/3/08. Security in Wireless LANs and Mobile Networks. Wireless Magnifies Exposure Vulnerability. Mobility Makes it Difficult to Establish Trust
Security in Wireless LANs and Mobile Networks Wireless Magnifies Exposure Vulnerability Information going across the wireless link is exposed to anyone within radio range RF may extend beyond a room or
CFD Implementation with In-Socket FPGA Accelerators
CFD Implementation with In-Socket FPGA Accelerators Ivan Gonzalez UAM Team at DOVRES FuSim-E Programme Symposium: CFD on Future Architectures C 2 A 2 S 2 E DLR Braunschweig 14 th -15 th October 2009 Outline
L20: GPU Architecture and Models
L20: GPU Architecture and Models scribe(s): Abdul Khalifa 20.1 Overview GPUs (Graphics Processing Units) are large parallel structure of processing cores capable of rendering graphics efficiently on displays.
Windows passwords security
IT Advisory Windows passwords security ADVISORY WHOAMI 2 Agenda The typical windows environment Local passwords Secure storage mechanims: Syskey & SAM File Password hashing & Cracking: LM & NTLM Into the
INTRODUCTION ADVANTAGES OF RUNNING ORACLE 11G ON WINDOWS. Edward Whalen, Performance Tuning Corporation
ADVANTAGES OF RUNNING ORACLE11G ON MICROSOFT WINDOWS SERVER X64 Edward Whalen, Performance Tuning Corporation INTRODUCTION Microsoft Windows has long been an ideal platform for the Oracle database server.
APPLICATIONS OF LINUX-BASED QT-CUDA PARALLEL ARCHITECTURE
APPLICATIONS OF LINUX-BASED QT-CUDA PARALLEL ARCHITECTURE Tuyou Peng 1, Jun Peng 2 1 Electronics and information Technology Department Jiangmen Polytechnic, Jiangmen, Guangdong, China, [email protected]
CHAPTER 1 INTRODUCTION
1 CHAPTER 1 INTRODUCTION 1.1 MOTIVATION OF RESEARCH Multicore processors have two or more execution cores (processors) implemented on a single chip having their own set of execution and architectural recourses.
Implementation of Stereo Matching Using High Level Compiler for Parallel Computing Acceleration
Implementation of Stereo Matching Using High Level Compiler for Parallel Computing Acceleration Jinglin Zhang, Jean François Nezan, Jean-Gabriel Cousin, Erwan Raffin To cite this version: Jinglin Zhang,
Rainbow Cracking: Do you need to fear the Rainbow? Philippe Oechslin, Objectif Sécurité. OS Objectif Sécurité SA, Gland, www.objectif-securite.
ainbow Cracking: Do you need to fear the ainbow? Philippe Oechslin, Objectif Sécurité 1 On the menu 1. ainbow tables explained 2. Who is vulnerable 3. Tools and history 4. What you should do about it 2
GPU for Scientific Computing. -Ali Saleh
1 GPU for Scientific Computing -Ali Saleh Contents Introduction What is GPU GPU for Scientific Computing K-Means Clustering K-nearest Neighbours When to use GPU and when not Commercial Programming GPU
Network Security. Security Attacks. Normal flow: Interruption: 孫 宏 民 [email protected] Phone: 03-5742968 國 立 清 華 大 學 資 訊 工 程 系 資 訊 安 全 實 驗 室
Network Security 孫 宏 民 [email protected] Phone: 03-5742968 國 立 清 華 大 學 資 訊 工 程 系 資 訊 安 全 實 驗 室 Security Attacks Normal flow: sender receiver Interruption: Information source Information destination
Introduction to GPU Computing
Matthis Hauschild Universität Hamburg Fakultät für Mathematik, Informatik und Naturwissenschaften Technische Aspekte Multimodaler Systeme December 4, 2014 M. Hauschild - 1 Table of Contents 1. Architecture
Introduction to GPU Architecture
Introduction to GPU Architecture Ofer Rosenberg, PMTS SW, OpenCL Dev. Team AMD Based on From Shader Code to a Teraflop: How GPU Shader Cores Work, By Kayvon Fatahalian, Stanford University Content 1. Three
Overview on Modern Accelerators and Programming Paradigms Ivan Giro7o [email protected]
Overview on Modern Accelerators and Programming Paradigms Ivan Giro7o [email protected] Informa(on & Communica(on Technology Sec(on (ICTS) Interna(onal Centre for Theore(cal Physics (ICTP) Mul(ple Socket
ST810 Advanced Computing
ST810 Advanced Computing Lecture 17: Parallel computing part I Eric B. Laber Hua Zhou Department of Statistics North Carolina State University Mar 13, 2013 Outline computing Hardware computing overview
QF01/0407-1.0 الخطة الدراسية كلية العلوم وتكنولوجيا المعلومات- برنامج الماجستير/ الوصف المختصر
Algorithms analysis and design(0102721). The course introduces students to a variety of computer problems and methods of their solutions. It enables students to assess the complexity of problems and algorithms.
gpus1 Ubuntu 10.04 Available via ssh
gpus1 Ubuntu 10.04 Available via ssh root@gpus1:[~]#lspci -v grep VGA 01:04.0 VGA compatible controller: Matrox Graphics, Inc. MGA G200eW WPCM450 (rev 0a) 03:00.0 VGA compatible controller: nvidia Corporation
Real-Time Realistic Rendering. Michael Doggett Docent Department of Computer Science Lund university
Real-Time Realistic Rendering Michael Doggett Docent Department of Computer Science Lund university 30-5-2011 Visually realistic goal force[d] us to completely rethink the entire rendering process. Cook
LBM BASED FLOW SIMULATION USING GPU COMPUTING PROCESSOR
LBM BASED FLOW SIMULATION USING GPU COMPUTING PROCESSOR Frédéric Kuznik, frederic.kuznik@insa lyon.fr 1 Framework Introduction Hardware architecture CUDA overview Implementation details A simple case:
Network Security. Computer Networking Lecture 08. March 19, 2012. HKU SPACE Community College. HKU SPACE CC CN Lecture 08 1/23
Network Security Computer Networking Lecture 08 HKU SPACE Community College March 19, 2012 HKU SPACE CC CN Lecture 08 1/23 Outline Introduction Cryptography Algorithms Secret Key Algorithm Message Digest
Usable Crypto: Introducing minilock. Nadim Kobeissi HOPE X, NYC, 2014
Usable Crypto: Introducing minilock Nadim Kobeissi HOPE X, NYC, 2014 2012 Browsers are an environment that is hostile to cryptography Malleability of the JavaScript runtime. The lack of low-level (system-level)
22S:295 Seminar in Applied Statistics High Performance Computing in Statistics
22S:295 Seminar in Applied Statistics High Performance Computing in Statistics Luke Tierney Department of Statistics & Actuarial Science University of Iowa August 30, 2007 Luke Tierney (U. of Iowa) HPC
MapReduce on GPUs. Amit Sabne, Ahmad Mujahid Mohammed Razip, Kun Xu
1 MapReduce on GPUs Amit Sabne, Ahmad Mujahid Mohammed Razip, Kun Xu 2 MapReduce MAP Shuffle Reduce 3 Hadoop Open-source MapReduce framework from Apache, written in Java Used by Yahoo!, Facebook, Ebay,
Planning Your Installation or Upgrade
Planning Your Installation or Upgrade Overview This chapter contains information to help you decide what kind of Kingdom installation and database configuration is best for you. If you are upgrading your
UM0586 User manual. STM32 Cryptographic Library. Introduction
User manual STM32 Cryptographic Library Introduction This manual describes the API of the STM32 cryptographic library (STM32-CRYP-LIB) that supports the following cryptographic algorithms: AES-128, AES-192,
Cut Network Security Cost in Half Using the Intel EP80579 Integrated Processor for entry-to mid-level VPN
Cut Network Security Cost in Half Using the Intel EP80579 Integrated Processor for entry-to mid-level VPN By Paul Stevens, Advantech Network security has become a concern not only for large businesses,
The Evolution of Computer Graphics. SVP, Content & Technology, NVIDIA
The Evolution of Computer Graphics Tony Tamasi SVP, Content & Technology, NVIDIA Graphics Make great images intricate shapes complex optical effects seamless motion Make them fast invent clever techniques
Key Hopping A Security Enhancement Scheme for IEEE 802.11 WEP Standards
White Paper Key Hopping A Security Enhancement Scheme for IEEE 802.11 WEP Standards By Dr. Wen-Ping Ying, Director of Software Development, February 2002 Introduction Wireless LAN networking allows the
Turbomachinery CFD on many-core platforms experiences and strategies
Turbomachinery CFD on many-core platforms experiences and strategies Graham Pullan Whittle Laboratory, Department of Engineering, University of Cambridge MUSAF Colloquium, CERFACS, Toulouse September 27-29
on an system with an infinite number of processors. Calculate the speedup of
1. Amdahl s law Three enhancements with the following speedups are proposed for a new architecture: Speedup1 = 30 Speedup2 = 20 Speedup3 = 10 Only one enhancement is usable at a time. a) If enhancements
802.11 Security (WEP, WPA\WPA2) 19/05/2009. Giulio Rossetti Unipi [email protected]
802.11 Security (WEP, WPA\WPA2) 19/05/2009 Giulio Rossetti Unipi [email protected] 802.11 Security Standard: WEP Wired Equivalent Privacy The packets are encrypted, before sent, with a Secret Key
Cryptography and Key Management Basics
Cryptography and Key Management Basics Erik Zenner Technical University Denmark (DTU) Institute for Mathematics [email protected] DTU, Oct. 23, 2007 Erik Zenner (DTU-MAT) Cryptography and Key Management
Textbooks: Matt Bishop, Introduction to Computer Security, Addison-Wesley, November 5, 2004, ISBN 0-321-24744-2.
CSET 4850 Computer Network Security (4 semester credit hours) CSET Elective IT Elective Current Catalog Description: Theory and practice of network security. Topics include firewalls, Windows, UNIX and
Cryptography Lecture 8. Digital signatures, hash functions
Cryptography Lecture 8 Digital signatures, hash functions A Message Authentication Code is what you get from symmetric cryptography A MAC is used to prevent Eve from creating a new message and inserting
sndio OpenBSD audio & MIDI framework for music and desktop applications
sndio OpenBSD & MIDI framework for music and desktop applications Alexandre Ratchov [email protected] AsiaBSDCon 2010 13 march 2010 A. Ratchov (AsiaBSDCon) OpenBSD and MIDI subsystem 13 march 2010 1 / 31
ACCELERATING SELECT WHERE AND SELECT JOIN QUERIES ON A GPU
Computer Science 14 (2) 2013 http://dx.doi.org/10.7494/csci.2013.14.2.243 Marcin Pietroń Pawe l Russek Kazimierz Wiatr ACCELERATING SELECT WHERE AND SELECT JOIN QUERIES ON A GPU Abstract This paper presents
Design and Verification of Area-Optimized AES Based on FPGA Using Verilog HDL
Design and Verification of Area-Optimized AES Based on FPGA Using Verilog HDL 1 N. Radhika, 2 Obili Ramesh, 3 Priyadarshini, 3 Asst.Profosser, 1,2 M.Tech ( Digital Systems & Computer Electronics), 1,2,3,
