INTEGRATED CIRCUITS DATA SHEET. TJA1050 High speed CAN transceiver. Product specification Supersedes data of 2002 May 16.
|
|
|
- Clarissa Beasley
- 9 years ago
- Views:
Transcription
1 INTEGRATED CIRCUITS DATA SHEET Supersedes data of 2002 May Oct 22
2 FEATURES Fully compatible with the ISO standard High speed (up to 1 Mbaud) Very low ElectroMagnetic Emission (EME) Differential receiver with wide common-mode range for high ElectroMagnetic Immunity (EMI) An unpowered node does not disturb the bus lines Transmit Data (TXD) dominant time-out function Silent mode in which the transmitter is disabled Bus pins protected against transients in an automotive environment Input levels compatible with 3.3 V and 5 V devices Thermally protected Short-circuit proof to battery and to ground At least 110 nodes can be connected. GENERAL DESCRIPTION The is the interface between the Controller Area Network (CAN) protocol controller and the physical bus. The device provides differential transmit capability to the bus and differential receive capability to the CAN controller. The is the third Philips high-speed CAN transceiver after the PCA82C250 and the PCA82C251. The most important differences are: Much lower electromagnetic emission due to optimal matching of the output signals CANH and CANL Improved behaviour in case of an unpowered node No standby mode. This makes the eminently suitable for use in nodes that are in a power-down situation in partially powered networks. QUICK REFERENCE DATA SYMBOL PARAMETER CONDITIONS MIN. MAX. UNIT V CC supply voltage V V CANH DC voltage at pin CANH 0 < V CC < 5.25 V; no time limit V V CANL DC voltage at pin CANL 0 < V CC < 5.25 V; no time limit V V i(dif)(bus) differential bus input voltage dominant V t PD(TXD-RXD) propagation delay TXD to RXD V S = 0 V; see Fig ns T vj virtual junction temperature C ORDERING INFORMATION TYPE PACKAGE NUMBER NAME DESCRIPTION VERSION T SO8 plastic small outline package; 8 leads; body width 3.9 mm SOT96-1 U bare die; die dimensions µm 2003 Oct 22 2
3 BLOCK DIAGRAM V CC S µa TXD µa V CC V CC TXD DOMINANT TIME-OUT TIMER TEMPERATURE PROTECTION DRIVER 7 CANH RXD 4 25 kω V ref 5 REFERENCE VOLTAGE RECEIVER 0.5V CC 25 kω 6 CANL 2 MGS374 Fig.1 Block diagram. PINNING SYMBOL PIN DESCRIPTION TXD 1 transmit data input; reads in data from the CAN controller to the bus line drivers 2 ground V CC 3 supply voltage RXD 4 receive data output; reads out data from the bus lines to the CAN controller V ref 5 reference voltage output CANL 6 LOW-level CAN bus line CANH 7 HIGH-level CAN bus line S 8 select input for high-speed mode or silent mode handbook, halfpage TXD S CANH T V CC RXD CANL V ref MGS375 Fig.2 Pin configuration Oct 22 3
4 FUNCTIONAL DESCRIPTION The is the interface between the CAN protocol controller and the physical bus. It is primarily intended for high-speed automotive applications using baud rates from 60 kbaud up to 1 Mbaud. It provides differential transmit capability to the bus and differential receiver capability to the CAN protocol controller. It is fully compatible to the ISO standard. A current-limiting circuit protects the transmitter output stage from damage caused by accidental short-circuit to either positive or negative supply voltage, although power dissipation increases during this fault condition. A thermal protection circuit protects the IC from damage by switching off the transmitter if the junction temperature exceeds a value of approximately 165 C. Because the transmitter dissipates most of the power, the power dissipation and temperature of the IC is reduced. All other IC functions continue to operate. The transmitter off-state resets when pin TXD goes HIGH. The thermal protection circuit is particularly needed when a bus line short-circuits. The pins CANH and CANL are protected from automotive electrical transients (according to ISO 7637 ; see Fig.4). Control pin S allows two operating modes to be selected: high-speed mode or silent mode. The high-speed mode is the normal operating mode and is selected by connecting pin S to ground. It is the default mode if pin S is not connected. However, to ensure EMI performance in applications using only the high-speed mode, it is recommended that pin S is connected to ground. In the silent mode, the transmitter is disabled. All other IC functions continue to operate. The silent mode is selected by connecting pin S to V CC and can be used to prevent network communication from being blocked, due to a CAN controller which is out of control. A TXD dominant time-out timer circuit prevents the bus lines being driven to a permanent dominant state (blocking all network communication) if pin TXD is forced permanently LOW by a hardware and/or software application failure. The timer is triggered by a negative edge on pin TXD. If the duration of the LOW-level on pin TXD exceeds the internal timer value, the transmitter is disabled, driving the bus into a recessive state. The timer is reset by a positive edge on pin TXD. Table 1 Function table of the CAN transceiver; X = don t care V CC TXD S CANH CANL BUS STATE RXD 4.75 V to 5.25 V LOW LOW (or HIGH LOW dominant LOW floating) 4.75 V to 5.25 V X HIGH 0.5V CC 0.5V CC recessive HIGH 4.75 V to 5.25 V HIGH (or X 0.5V CC 0.5V CC recessive HIGH floating) <2 V (not powered) X X 0 V < V CANH <V CC 0V<V CANL <V CC recessive X 2V<V CC < 4.75 V >2 V X 0 V < V CANH <V CC 0V<V CANL <V CC recessive X 2003 Oct 22 4
5 LIMITING VALUES In accordance with the Absolute Maximum Rating System (IEC 60134). All voltages are referenced to (pin 2). Positive currents flow into the IC. SYMBOL PARAMETER CONDITIONS MIN. MAX. UNIT V CC supply voltage V V CANH DC voltage at pin CANH 0 < V CC < 5.25 V; V no time limit V CANL DC voltage at pin CANL 0 < V CC < 5.25 V; V no time limit V TXD DC voltage at pin TXD 0.3 V CC V V RXD DC voltage at pin RXD 0.3 V CC V V ref DC voltage at pin V ref 0.3 V CC V V S DC voltage at pin S 0.3 V CC V V trt(canh) transient voltage at pin CANH note V V trt(canl) transient voltage at pin CANL note V V esd electrostatic discharge voltage at all pins note V note V T stg storage temperature C T vj virtual junction temperature note C Notes 1. The waveforms of the applied transients shall be in accordance with ISO 7637 part 1, test pulses 1, 2, 3a and 3b (see Fig.4). 2. Human body model: C = 100 pf and R = 1.5 kω. 3. Machine model: C = 200 pf, R = 10 Ω and L = 0.75 µh. 4. In accordance with IEC An alternative definition of T vj is: T vj =T amb +P R th(vj-a), where R th(vj-a) is a fixed value to be used for the calculation of T vj. The rating for T vj limits the allowable combinations of power dissipation (P) and ambient temperature (T amb ). THERMAL CHARACTERISTICS According to IEC SYMBOL PARAMETER CONDITIONS VALUE UNIT thermal resistance from junction to in free air 145 K/W ambient in SO8 package thermal resistance from junction to in free air 50 K/W substrate of bare die R th(vj-a) R th(vj-s) QUALITY SPECIFICATION Quality specification SNW-FQ-611 part D is applicable Oct 22 5
6 CHARACTERISTICS V CC = 4.75 V to 5.25 V; T vj = 40 C to +150 C; R L =60Ω unless specified otherwise; all voltages are referenced to (pin 2); positive currents flow into the IC; see notes 1 and 2. SYMBOL PARAMETER CONDITIONS MIN. TYP. MAX. UNIT Supply (pin V CC ) I CC supply current dominant; V TXD = 0 V ma recessive; V TXD =V CC ma Transmitter data input (pin TXD) V IH HIGH-level input voltage output recessive 2.0 V CC V V IL LOW-level input voltage output dominant V I IH HIGH-level input current V TXD =V CC µa I IL LOW-level input current V TXD =0V µa C i input capacitance not tested 5 10 pf Mode select input (pin S) V IH HIGH-level input voltage silent mode 2.0 V CC V V IL LOW-level input voltage high-speed mode V I IH HIGH-level input current V S = 2 V µa I IL LOW-level input current V S = 0.8 V µa Receiver data output (pin RXD) I OH HIGH-level output current V RXD = 0.7V CC ma I OL LOW-level output current V RXD = 0.45 V ma Reference voltage output (pin V ref ) V ref reference output voltage 50 µa <I Vref < +50 µa 0.45V CC 0.5V CC 0.55V CC V Bus lines (pins CANH and CANL) V o(reces)(canh) recessive bus voltage at V TXD =V CC ; no load V pin CANH V o(reces)(canl) recessive bus voltage at pin CANL V TXD =V CC ; no load V I o(reces)(canh) I o(reces)(canl) V o(dom)(canh) V o(dom)(canl) V i(dif)(bus) recessive output current at pin CANH recessive output current at pin CANL dominant output voltage at pin CANH dominant output voltage at pin CANL differential bus input voltage (V CANH V CANL ) 27V<V CANH < +32 V; 0V<V CC < 5.25 V 27V<V CANL < +32 V; 0V<V CC < 5.25 V ma ma V TXD = 0 V V V TXD = 0 V V V TXD = 0 V; dominant; 42.5 Ω <R L <60Ω V TXD =V CC ; recessive; no load V mv 2003 Oct 22 6
7 SYMBOL PARAMETER CONDITIONS MIN. TYP. MAX. UNIT I o(sc)(canh) I o(sc)(canl) V i(dif)(th) V i(dif)(hys) R i(cm)(canh) R i(cm)(canl) R i(cm)(m) short-circuit output current at pin CANH short-circuit output current at pin CANL differential receiver threshold voltage differential receiver input voltage hysteresis common mode input resistance at pin CANH common mode input resistance at pin CANL matching between pin CANH and pin CANL common mode input resistance V CANH =0V;V TXD =0V ma V CANL =36V; V TXD =0V 12V<V CANL < +12 V; 12V<V CANH < +12 V; see Fig.5 12V<V CANL < +12 V; 12V<V CANH < +12 V; see Fig ma V mv kω kω V CANH =V CANL % R i(dif) differential input resistance kω C i(canh) input capacitance at V TXD =V CC ; not tested pf pin CANH C i(canl) input capacitance at V TXD =V CC ; not tested pf pin CANL C i(dif) differential input capacitance V TXD =V CC ; not tested pf I LI(CANH) input leakage current at V CC =0V; V CANH = 5 V µa pin CANH I LI(CANL) input leakage current at V CC =0V; V CANL = 5 V µa pin CANL Thermal shutdown T j(sd) shutdown junction C temperature Timing characteristics (see Figs.6 and 7) t d(txd-buson) delay TXD to bus active V S = 0 V ns t d(txd-busoff) delay TXD to bus inactive V S = 0 V ns t d(buson-rxd) delay bus active to RXD V S = 0 V ns t d(busoff-rxd) delay bus inactive to RXD V S = 0 V ns t dom(txd) TXD dominant time for time-out V TXD = 0 V µs Notes 1. All parameters are guaranteed over the virtual junction temperature range by design, but only 100 % tested at 125 C ambient temperature for dies on wafer level and in addition to this 100 % tested at 25 C ambient temperature for cased products, unless specified otherwise. 2. For bare die, all parameters are only guaranteed if the backside of the bare die is connected to ground Oct 22 7
8 APPLICATION AND TEST INFORMATION +5 V 100 nf 60 Ω 47 nf 60 Ω V CC SJA1000 CAN CONTROLLER TXD TX0 1 RX0 V ref RXD CANH CANL CAN BUS LINE S 60 Ω 60 Ω MICRO- CONTROLLER 47 nf MGS380 Fig.3 Application information. +5 V 100 nf V CC TXD CANH 1 nf V ref RXD CANL 1 nf TRANSIENT GENERATOR MGS pf S The waveforms of the applied transients shall be in accordance with ISO 7637 part 1, test pulses 1, 2, 3a and 3b. Fig.4 Test circuit for automotive transients Oct 22 8
9 V RXD MGS378 HIGH LOW hysteresis V i(dif)(bus) (V) Fig.5 Hysteresis of the receiver. handbook, +5 Vhalfpage 100 nf V CC TXD CANH V ref RXD CANL R L 60 Ω C L 100 pf 15 pf S MGS376 Fig.6 Test circuit for timing characteristics Oct 22 9
10 TXD HIGH LOW CANH CANL dominant (BUS on) V i(dif)(bus) (1) 0.9 V 0.5 V recessive (BUS off) RXD t d(txd-buson) t d(buson-rxd) HIGH 0.7V CC 0.3V CC LOW t d(txd-busoff) t d(busoff-rxd) t PD(TXD-RXD) t PD(TXD-RXD) MGS377 (1) V i(dif)(bus) =V CANH V CANL. Fig.7 Timing diagram for AC characteristics. CANL 6.2 kω 10 nf TX CANH 6.2 kω ACTIVE PROBE 30 Ω 30 Ω 47 nf SPECTRUM- ANALYZER test PCB MGT229 Fig.8 Basic test set-up (with split termination) for electromagnetic emission measurement (see Figs 9 and 10) Oct 22 10
11 80 MGT231 A (dbµv) f (MHz) 50 Data rate of 500 kbits/s. Fig.9 Typical electromagnetic emission up to 50 MHz (peak amplitude measurement). 80 MGT233 A (dbµv) f (MHz) 10 Data rate of 500 kbits/s. Fig.10 Typical electromagnetic emission up to 10 MHz (peak amplitude measurement and envelope on peak amplitudes) Oct 22 11
12 TX CANL CANH 30 Ω 30 Ω 4.7 nf RF VOLTMETER AND POWER AMPLIFIER RX 50 Ω RF SIGNAL GENERATOR test PCB MGT230 Fig.11 Basic test set-up for electromagnetic immunity measurement (see Fig.12). 30 MGT232 V RF(rms) (V) max RF voltage reached with no errors f (MHz) 10 3 Data rate of 500 kbits/s. Fig.12 Typical electromagnetic immunity Oct 22 12
13 BONDING PAD LOCATIONS COORDINATES (1) SYMBOL PAD x y TXD handbook, halfpage V CC RXD V ref U test pad CANL CANH S x MGS381 y Note 1. All x/y coordinates represent the position of the centre of each pad (in µm) with respect to the lefthand bottom corner of the top aluminium layer (see Fig.13). The backside of the bare die must be connected to ground. Fig.13 Bonding pad locations Oct 22 13
14 PACKAGE OUTLINE SO8: plastic small outline package; 8 leads; body width 3.9 mm SOT96-1 D E A X c y H E v M A Z 8 5 Q A 2 A 1 (A ) 3 A pin 1 index θ L p 1 4 L e b p w M detail X mm scale DIMENSIONS (inch dimensions are derived from the original mm dimensions) UNIT mm inches A max A 1 A 2 A 3 b p c D (1) E (2) e H (1) E L L p Q v w y Z Notes 1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included. 2. Plastic or metal protrusions of 0.25 mm (0.01 inch) maximum per side are not included θ o 8 o OUTLINE VERSION REFERENCES IEC JEDEC JEITA EUROPEAN PROJECTION ISSUE DATE SOT E03 MS Oct 22 14
15 SOLDERING Introduction to soldering surface mount packages This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our Data Handbook IC26; Integrated Circuit Packages (document order number ). There is no soldering method that is ideal for all surface mount IC packages. Wave soldering can still be used for certain surface mount ICs, but it is not suitable for fine pitch SMDs. In these situations reflow soldering is recommended. Reflow soldering Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement. Driven by legislation and environmental forces the worldwide use of lead-free solder pastes is increasing. Several methods exist for reflowing; for example, convection or convection/infrared heating in a conveyor type oven. Throughput times (preheating, soldering and cooling) vary between 100 and 200 seconds depending on heating method. Typical reflow peak temperatures range from 215 to 270 C depending on solder paste material. The top-surface temperature of the packages should preferably be kept: below 220 C (SnPb process) or below 245 C (Pb-free process) for all BGA and SSOP-T packages for packages with a thickness 2.5 mm for packages with a thickness < 2.5 mm and a volume 350 mm 3 so called thick/large packages. below 235 C (SnPb process) or below 260 C (Pb-free process) for packages with a thickness < 2.5 mm and a volume < 350 mm 3 so called small/thin packages. Moisture sensitivity precautions, as indicated on packing, must be respected at all times. If wave soldering is used the following conditions must be observed for optimal results: Use a double-wave soldering method comprising a turbulent wave with high upward pressure followed by a smooth laminar wave. For packages with leads on two sides and a pitch (e): larger than or equal to 1.27 mm, the footprint longitudinal axis is preferred to be parallel to the transport direction of the printed-circuit board; smaller than 1.27 mm, the footprint longitudinal axis must be parallel to the transport direction of the printed-circuit board. The footprint must incorporate solder thieves at the downstream end. For packages with leads on four sides, the footprint must be placed at a 45 angle to the transport direction of the printed-circuit board. The footprint must incorporate solder thieves downstream and at the side corners. During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured. Typical dwell time of the leads in the wave ranges from 3 to 4 seconds at 250 C or 265 C, depending on solder material applied, SnPb or Pb-free respectively. A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications. Manual soldering Fix the component by first soldering two diagonally-opposite end leads. Use a low voltage (24 V or less) soldering iron applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to 300 C. When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and 320 C. Wave soldering Conventional single wave soldering is not recommended for surface mount devices (SMDs) or printed-circuit boards with a high component density, as solder bridging and non-wetting can present major problems. To overcome these problems the double-wave soldering method was specifically developed Oct 22 15
16 Suitability of surface mount IC packages for wave and reflow soldering methods SOLDERING METHOD PACKAGE (1) WAVE REFLOW (2) BGA, LBGA, LFBGA, SQFP, SSOP-T (3), TFBGA, VFBGA not suitable suitable DHVQFN, HBCC, HBGA, HLQFP, HSQFP, HSOP, HTQFP, not suitable (4) suitable HTSSOP, HVQFN, HVSON, SMS PLCC (5), SO, SOJ suitable suitable LQFP, QFP, TQFP not recommended (5)(6) suitable SSOP, TSSOP, VSO, VSSOP not recommended (7) suitable PMFP (8) not suitable not suitable Notes 1. For more detailed information on the BGA packages refer to the (LF)BGA Application Note (AN01026); order a copy from your Philips Semiconductors sales office. 2. All surface mount (SMD) packages are moisture sensitive. Depending upon the moisture content, the maximum temperature (with respect to time) and body size of the package, there is a risk that internal or external package cracks may occur due to vaporization of the moisture in them (the so called popcorn effect). For details, refer to the Drypack information in the Data Handbook IC26; Integrated Circuit Packages; Section: Packing Methods. 3. These transparent plastic packages are extremely sensitive to reflow soldering conditions and must on no account be processed through more than one soldering cycle or subjected to infrared reflow soldering with peak temperature exceeding 217 C ± 10 C measured in the atmosphere of the reflow oven. The package body peak temperature must be kept as low as possible. 4. These packages are not suitable for wave soldering. On versions with the heatsink on the bottom side, the solder cannot penetrate between the printed-circuit board and the heatsink. On versions with the heatsink on the top side, the solder might be deposited on the heatsink surface. 5. If wave soldering is considered, then the package must be placed at a 45 angle to the solder wave direction. The package footprint must incorporate solder thieves downstream and at the side corners. 6. Wave soldering is suitable for LQFP, TQFP and QFP packages with a pitch (e) larger than 0.8 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.65 mm. 7. Wave soldering is suitable for SSOP, TSSOP, VSO and VSSOP packages with a pitch (e) equal to or larger than 0.65 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.5 mm. 8. Hot bar or manual soldering is suitable for PMFP packages. REVISION HISTORY REV DATE CPCN DESCRIPTION ( ) Modification: Added recommendation to connect unused pin S to ground Added Chapter REVISION HISTORY ( ) 2003 Oct 22 16
17 DATA SHEET STATUS LEVEL DATA SHEET STATUS (1) PRODUCT STATUS (2)(3) DEFINITION I Objective data Development This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice. II Preliminary data Qualification This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product. III Product data Production This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Notes 1. Please consult the most recently issued data sheet before initiating or completing a design. 2. The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL 3. For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status. DEFINITIONS Short-form specification The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook. Limiting values definition Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability. Application information Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification. DISCLAIMERS Life support applications These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application. Right to make changes Philips Semiconductors reserves the right to make changes in the products - including circuits, standard cells, and/or software - described or contained herein in order to improve design and/or performance. When the product is in full production (status Production ), relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no licence or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified Oct 22 17
18 a worldwide company Contact information For additional information please visit Fax: For sales offices addresses send to: Koninklijke Philips Electronics N.V SCA75 All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights. Printed in The Netherlands R16/04/pp18 Date of release: 2003 Oct 22 Document order number:
DATA SHEET. BST50; BST51; BST52 NPN Darlington transistors DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 2001 Feb 20.
DISCRETE SEMICONDUCTORS DATA SHEET book, halfpage M3D109 Supersedes data of 2001 Feb 20 2004 Dec 09 FEATURES High current (max. 0.5 A) Low voltage (max. 80 V) Integrated diode and resistor. APPLICATIONS
4-bit binary full adder with fast carry CIN + (A1 + B1) + 2(A2 + B2) + 4(A3 + B3) + 8(A4 + B4) = = S1 + 2S2 + 4S3 + 8S4 + 16COUT
Rev. 03 11 November 2004 Product data sheet 1. General description 2. Features The is a high-speed Si-gate CMOS device and is pin compatible with low power Schottky TTL (LSTTL). The is specified in compliance
DATA SHEET. BC875; BC879 NPN Darlington transistors DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 1999 May 28.
DISCRETE SEMICONDUCTORS DATA SHEET book, halfpage M3D186 Supersedes data of 1999 May 28 2004 Nov 05 FEATURES High DC current gain (min. 1000) High current (max. 1 A) Low voltage (max. 80 V) Integrated
INTEGRATED CIRCUITS DATA SHEET. PCF8574 Remote 8-bit I/O expander for I 2 C-bus. Product specification Supersedes data of 2002 Jul 29.
INTEGRATED CIRCUITS DATA SHEET Remote 8-bit I/O expander for I 2 C-bus Supersedes data of 2002 Jul 29 2002 Nov 22 CONTENTS 1 FEATURES 2 GENERAL DESCRIPTION 3 ORDERING INFORMATION 4 BLOCK DIAGRAM 5 PINNING
INTEGRATED CIRCUITS. For a complete data sheet, please also download:
INTEGRATED CIRCUITS DATA SHEET For a complete data sheet, please also download: The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications The IC06 74HC/HCT/HCU/HCMOS Logic Package Information The IC06 74HC/HCT/HCU/HCMOS
INTEGRATED CIRCUITS. NE558 Quad timer. Product data Supersedes data of 2001 Aug 03. 2003 Feb 14
INTEGRATED CIRCUITS Supersedes data of 2001 Aug 03 2003 Feb 14 DESCRIPTION The Quad Timers are monolithic timing devices which can be used to produce four independent timing functions. The output sinks
AMIS-42673. High-Speed 3.3 V Digital Interface CAN Transceiver
AMIS-43 High-Speed 3.3 V Digital Interface CAN Transceiver Description The AMIS 43 CAN transceiver is the interface between a controller area network (CAN) protocol controller and the physical bus. It
INTEGRATED CIRCUITS DATA SHEET. SAA1064 4-digit LED-driver with I 2 C-Bus interface. Product specification File under Integrated Circuits, IC01
INTEGRATED CIRCUITS DATA SHEET 4-digit LED-driver with I 2 C-Bus interface File under Integrated Circuits, IC01 February 1991 GENERAL DESCRIPTION The LED-driver is a bipolar integrated circuit made in
DISCRETE SEMICONDUCTORS DATA SHEET
DISCRETE SEMICONDUCTORS DATA SHEET book, halfpage M3D186 Supersedes data of 1999 Apr 23 2001 Oct 10 FEATURES High current (max. 1 A) Low voltage (max. 80 V). APPLICATIONS Audio and video amplifiers. PINNING
CAN bus ESD protection diode
Rev. 04 15 February 2008 Product data sheet 1. Product profile 1.1 General description in a small SOT23 (TO-236AB) Surface-Mounted Device (SMD) plastic package designed to protect two automotive Controller
IP4234CZ6. 1. Product profile. Single USB 2.0 ESD protection to IEC 61000-4-2 level 4. 1.1 General description. 1.2 Features. 1.
Rev. 01 16 April 2009 Product data sheet 1. Product profile 1.1 General description The is designed to protect Input/Output (I/O) USB 2.0 ports, that are sensitive to capacitive loads, from being damaged
DATA SHEET. MMBT3904 NPN switching transistor DISCRETE SEMICONDUCTORS. Product data sheet Supersedes data of 2002 Oct 04. 2004 Feb 03.
DISCRETE SEMICONDUCTORS DATA SHEET dbook, halfpage M3D088 Supersedes data of 2002 Oct 04 2004 Feb 03 FEATURES Collector current capability I C = 200 ma Collector-emitter voltage V CEO = 40 V. APPLICATIONS
Medium power Schottky barrier single diode
Rev. 03 17 October 2008 Product data sheet 1. Product profile 1.1 General description Planar medium power Schottky barrier single diode with an integrated guard ring for stress protection, encapsulated
40 V, 200 ma NPN switching transistor
Rev. 01 21 July 2009 Product data sheet BOTTOM VIEW 1. Product profile 1.1 General description NPN single switching transistor in a SOT883 (SC-101) leadless ultra small Surface-Mounted Device (SMD) plastic
INTEGRATED CIRCUITS. 74LVC08A Quad 2-input AND gate. Product specification IC24 Data Handbook. 1997 Jun 30
INTEGRATED CIRCUITS IC24 Data Handbook 1997 Jun 30 FEATURES Wide supply voltage range of 1.2 V to 3.6 V In accordance with JEDEC standard no. 8-1A Inputs accept voltages up to 5.5 V CMOS low power consumption
DATA SHEET. PMEGXX10BEA; PMEGXX10BEV 1 A very low V F MEGA Schottky barrier rectifier DISCRETE SEMICONDUCTORS
DISCRETE SEMICONDUCTORS DATA SHEET Supersedes data of 24 Apr 2 24 Jun 4 FEATURES Forward current: A Reverse voltages: 2 V, 3 V, 4 V Very low forward voltage Ultra small and very small plastic SMD package
PMEG3005EB; PMEG3005EL
Rev. 0 29 November 2006 Product data sheet. Product profile. General description Planar Maximum Efficiency General Application (MEGA) Schottky barrier rectifiers with an integrated guard ring for stress
74HC02; 74HCT02. 1. General description. 2. Features and benefits. Ordering information. Quad 2-input NOR gate
Rev. 5 26 November 2015 Product data sheet 1. General description 2. Features and benefits The is a quad 2-input NOR gate. Inputs include clamp diodes. This enables the use of current limiting resistors
8-bit binary counter with output register; 3-state
Rev. 3 24 February 2016 Product data sheet 1. General description The is an 8-bit binary counter with a storage register and 3-state outputs. The storage register has parallel (Q0 to Q7) outputs. The binary
N-channel enhancement mode TrenchMOS transistor
FEATURES SYMBOL QUICK REFERENCE DATA Trench technology d V DSS = V Low on-state resistance Fast switching I D = A High thermal cycling performance Low thermal resistance R DS(ON) mω (V GS = V) g s R DS(ON)
INTEGRATED CIRCUITS. For a complete data sheet, please also download:
INTEGRTED CIRCUITS DT SEET For a complete data sheet, please also download: The IC06 74C/CT/CU/CMOS ogic Family Specifications The IC06 74C/CT/CU/CMOS ogic Package Information The IC06 74C/CT/CU/CMOS ogic
PESDxU1UT series. 1. Product profile. Ultra low capacitance ESD protection diode in SOT23 package. 1.1 General description. 1.
Rev. 02 20 August 2009 Product data sheet 1. Product profile 1.1 General description Ultra low capacitance ElectroStatic Discharge (ESD) protection diode in a SOT23 (TO-236AB) small SMD plastic package
74HC154; 74HCT154. 4-to-16 line decoder/demultiplexer
Rev. 7 29 February 2016 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The is a. It decodes four binary weighted address inputs (A0 to A3) to sixteen mutually
DISCRETE SEMICONDUCTORS DATA SHEET BC856; BC857; BC858
DISCRETE SEMICONDUCTORS DATA SHEET Supersedes data of 23 Apr 9 24 Jan 16 FEATURES Low current (max. 1 ma) Low voltage (max. 65 V). APPLICATIONS General purpose switching and amplification. PINNING PIN
74HCU04. 1. General description. 2. Features and benefits. 3. Ordering information. Hex unbuffered inverter
Rev. 7 8 December 2015 Product data sheet 1. General description The is a hex unbuffered inverter. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to
INTEGRATED CIRCUITS. 74F74 Dual D-type flip-flop. Product specification Supercedes data of 1990 Oct 23 IC15 Data Handbook.
INTEGRATED CIRCUITS Supercedes data of 1990 Oct 23 IC15 Data Handbook 1996 Mar 12 FEATURE Industrial temperature range available ( 40 C to +85 C) DESCRIPTION The is a dual positive edge-triggered D-type
74HC238; 74HCT238. 3-to-8 line decoder/demultiplexer
Rev. 4 27 January 2016 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The decodes three binary weighted address inputs (A0, A1 and A2) to eight mutually exclusive
PMEG3015EH; PMEG3015EJ
Rev. 03 13 January 2010 Product data sheet 1. Product profile 1.1 General description Planar Maximum Efficiency General Application (MEGA) Schottky barrier rectifiers with an integrated guard ring for
PMEG2020EH; PMEG2020EJ
Rev. 04 15 January 2010 Product data sheet 1. Product profile 1.1 General description Planar Maximum Efficiency General Application (MEGA) Schottky barrier rectifiers with an integrated guard ring for
PMEG1020EA. 1. Product profile. 2 A ultra low V F MEGA Schottky barrier rectifier. 1.1 General description. 1.2 Features. 1.
Rev. 04 30 December 2008 Product data sheet 1. Product profile 1.1 General description Planar Maximum Efficiency General Application (MEGA) Schottky barrier rectifier with an integrated guard ring for
3-to-8 line decoder, demultiplexer with address latches
Rev. 7 29 January 2016 Product data sheet 1. General description The is a high-speed Si-gate CMOS device and is pin compatible with low-power Schottky TTL (LSTTL). The is specified in compliance with JEDEC
How To Control A Power Supply On A Powerline With A.F.F Amplifier
INTEGRATED CIRCUITS DATA SHEET Sound I.F. amplifier/demodulator for TV File under Integrated Circuits, IC02 March 1986 GENERAL DESCRIPTION The is an i.f. amplifier with a symmetrical FM demodulator and
45 V, 100 ma NPN/PNP general-purpose transistor
Rev. 4 18 February 29 Product data sheet 1. Product profile 1.1 General description NPN/PNP general-purpose transistor pair in a very small SOT363 (SC-88) Surface-Mounted Device (SMD) plastic package.
DATA SHEET. PBSS5540Z 40 V low V CEsat PNP transistor DISCRETE SEMICONDUCTORS. Product data sheet Supersedes data of 2001 Jan 26. 2001 Sep 21.
DISCRETE SEMICONDUCTORS DATA SHEET fpage M3D87 PBSS554Z 4 V low V CEsat PNP transistor Supersedes data of 21 Jan 26 21 Sep 21 FEATURES Low collector-emitter saturation voltage High current capability Improved
INTEGRATED CIRCUITS DATA SHEET. TDA7052 1 W BTL mono audio amplifier. Product specification File under Integrated Circuits, IC01
INTEGRATED CIRCUITS DATA SHEET TDA7052 1 W BTL mono audio amplifier File under Integrated Circuits, IC01 July 1994 GENERAL DESCRIPTION The TDA7052 is a mono output amplifier in a 8-lead dual-in-line (DIL)
INTEGRATED CIRCUITS. 74F153 Dual 4-line to 1-line multiplexer. Product specification 1996 Jan 05 IC15 Data Handbook
INTEGRATED CIRCUITS 1996 Jan 05 IC15 Data Handbook FEATURES Non-inverting outputs Separate enable for each section Common select inputs See 74F253 for 3-State version PIN CONFIGURATION Ea 1 S1 2 I3a 3
INTEGRATED CIRCUITS DATA SHEET. TDA7000 FM radio circuit. Product specification File under Integrated Circuits, IC01
INTEGRATED CIRCUITS DATA SHEET File under Integrated Circuits, IC01 May 1992 GENERAL DESCRIPTION The is a monolithic integrated circuit for mono FM portable radios, where a minimum on peripheral components
D-PAK version of BUK117-50DL
D-PK version of BUK117-50DL DESCRIPTION QUICK REFERENCE DT Monolithic temperature and SYMBOL PRMETER MX. UNIT overload protected logic level power MOSFET in TOPFET2 technology V DS Continuous drain source
The 74LVC1G11 provides a single 3-input AND gate.
Rev. 8 17 September 2015 Product data sheet 1. General description The provides a single 3-input AND gate. The input can be driven from either 3.3 V or 5 V devices. This feature allows the use of this
SMD version of BUK118-50DL
DESCRIPTION QUICK REFERENCE DT Monolithic temperature and SYMBOL PRMETER MX. UNIT overload protected logic level power MOSFET in TOPFET2 technology V DS Continuous drain source voltage 50 V assembled in
The sensor can be operated at any frequency between DC and 1 MHz.
Rev. 6 18 November 2010 Product data sheet 1. Product profile 1.1 General description The is a sensitive magnetic field sensor, employing the magneto-resistive effect of thin film permalloy. The sensor
DISCRETE SEMICONDUCTORS DATA SHEET
DISCRETE SEMICONDUCTORS DATA SHEET ndbook, halfpage M3D49 Schottky barrier rectifiers 23 Aug 2 FEATURES Very low forward voltage High surge current Very small plastic SMD package. APPLICATIONS Low voltage
HEF4011B. 1. General description. 2. Features and benefits. 3. Ordering information. 4. Functional diagram. Quad 2-input NAND gate
Rev. 6 10 December 2015 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The is a quad 2-input NAND gate. The outputs are fully buffered for the highest noise
DATA SHEET. TDA8560Q 2 40 W/2 Ω stereo BTL car radio power amplifier with diagnostic facility INTEGRATED CIRCUITS. 1996 Jan 08
INTEGRATED CIRCUITS DATA SHEET power amplifier with diagnostic facility Supersedes data of March 1994 File under Integrated Circuits, IC01 1996 Jan 08 FEATURES Requires very few external components High
74HC4040; 74HCT4040. 12-stage binary ripple counter
Rev. 5 3 February 2016 Product data sheet 1. General description 2. Features and benefits 3. Applications 4. Ordering information The is a with a clock input (CP), an overriding asynchronous master reset
DATA SHEET. TDA8703 8-bit high-speed analog-to-digital converter INTEGRATED CIRCUITS. 1996 Aug 26
INTEGRATED CIRCUITS DATA SHEET 8-bit high-speed analog-to-digital converter Supersedes data of April 1993 File under Integrated Circuits, IC02 1996 Aug 26 8-bit high-speed analog-to-digital converter FEATURES
74HC138; 74HCT138. 3-to-8 line decoder/demultiplexer; inverting
Rev. 6 28 December 2015 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The decodes three binary weighted address inputs (A0, A1 and A2) to eight mutually exclusive
MOSFET N-channel enhancement switching transistor IMPORTANT NOTICE. http://www.philips.semiconductors.com use http://www.nxp.com
Rev. 3 21 November 27 Product data sheet Dear customer, IMPORTANT NOTICE As from October 1st, 26 Philips Semiconductors has a new trade name - NXP Semiconductors, which will be used in future data sheets
3-input EXCLUSIVE-OR gate. The 74LVC1G386 provides a 3-input EXCLUSIVE-OR function.
Rev. 02 3 September 2007 Product data sheet 1. General description The provides a 3-input EXCLUSIVE-OR function. The input can be driven from either 3.3 or 5 V devices. This feature allows the use of these
High-speed switching diodes. Type number Package Configuration Package NXP JEITA JEDEC
Rev. 8 18 November 2010 Product data sheet 1. Product profile 1.1 General description, encapsulated in small Surface-Mounted Device (SMD) plastic packages. Table 1. Product overview Type number Package
Quad 2-input NAND Schmitt trigger
Rev. 9 15 December 2015 Product data sheet 1. General description 2. Features and benefits 3. Applications The is a quad two-input NAND gate. Each input has a Schmitt trigger circuit. The gate switches
65 V, 100 ma PNP/PNP general-purpose transistor
Rev. 02 19 February 2009 Product data sheet 1. Product profile 1.1 General description PNP/PNP general-purpose transistor pair in a very small SOT363 (SC-88) Surface-Mounted Device (SMD) plastic package.
BSN20. 1. Description. 2. Features. 3. Applications. 4. Pinning information. N-channel enhancement mode field-effect transistor
Rev. 3 26 June 2 Product specification. Description in a plastic package using TrenchMOS technology. Product availability: in SOT23. 2. Features TrenchMOS technology Very fast switching Logic level compatible
BAS16 series. 1. Product profile. High-speed switching diodes. 1.1 General description. 1.2 Features and benefits. 1.
Rev. 6 4 September 04 Product data sheet. Product profile. General description, encapsulated in small Surface-Mounted Device (SMD) plastic packages. Table. Product overview Type number Package Configuration
logic level for RCD/ GFI/ LCCB applications
logic level for RCD/ GFI/ LCCB applications BT68W series GENERAL DESCRIPTION QUICK REFERENCE DATA Glass passivated, sensitive gate SYMBOL PARAMETER MAX. MAX. MAX. MAX. UNIT thyristors in a plastic envelope
BAT54 series SOT23 Schottky barrier diodes Rev. 5 5 October 2012 Product data sheet 1. Product profile 1.1 General description
SOT2 Rev. 5 5 October 2012 Product data sheet 1. Product profile 1.1 General description Planar with an integrated guard ring for stress protection, encapsulated in a small SOT2 (TO-26AB) Surface-Mounted
10 ma LED driver in SOT457
SOT457 in SOT457 Rev. 1 20 February 2014 Product data sheet 1. Product profile 1.1 General description LED driver consisting of resistor-equipped PNP transistor with two diodes on one chip in an SOT457
74HC377; 74HCT377. 1. General description. 2. Features and benefits. 3. Ordering information
Rev. 4 24 February 2016 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The is an octal positive-edge triggered D-type flip-flop. The device features clock (CP)
HEF4021B. 1. General description. 2. Features and benefits. 3. Ordering information. 8-bit static shift register
Rev. 10 21 March 2016 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The is an (parallel-to-serial converter) with a synchronous serial data input (DS), a clock
PINNING - TO220AB PIN CONFIGURATION SYMBOL
BTA4 series GENERAL DESCRIPTION QUICK REFERENCE DATA Passivated triacs in a plastic envelope, SYMBOL PARAMETER MAX. MAX. UNIT intended for use in applications requiring high bidirectional transient and
DATA SHEET. BF245A; BF245B; BF245C N-channel silicon field-effect transistors DISCRETE SEMICONDUCTORS
DISCRETE SEMICONDUCTORS DATA SHEET N-channel silicon field-effect transistors Supersedes data of April 995 996 Jul BF5A; BF5B; BF5C FEATURES Interchangeability of drain and source connections Frequencies
Low-power configurable multiple function gate
Rev. 7 10 September 2014 Product data sheet 1. General description The provides configurable multiple functions. The output state is determined by eight patterns of 3-bit input. The user can choose the
DISCRETE SEMICONDUCTORS DATA SHEET. BZX384 series Voltage regulator diodes. Product data sheet Supersedes data of 2003 Apr 01.
DISCRETE SEMICONDUCTORS DATA SHEET Supersedes data of 2003 Apr 01 2004 Mar 22 FEATURES Total power dissipation: max. 300 mw Two tolerance series: ±2% and approx. ±5% Working voltage range: nominal 2.4
BAS70 series; 1PS7xSB70 series
BAS70 series; PS7xSB70 series Rev. 09 January 00 Product data sheet. Product profile. General description in small Surface-Mounted Device (SMD) plastic packages. Table. Product overview Type number Package
2PD601ARL; 2PD601ASL
Rev. 01 6 November 2008 Product data sheet 1. Product profile 1.1 General description NPN general-purpose transistors in a small SOT23 (TO-236AB) Surface-Mounted Device (SMD) plastic package. Table 1.
How To Make An Electric Static Discharge (Esd) Protection Diode
Rev. 01 0 October 2008 Product data sheet 1. Product profile 1.1 General description Ultra low capacitance bidirectional ElectroStatic Discharge (ESD) protection diodes in small Surface-Mounted Device
Hex buffer with open-drain outputs
Rev. 5 27 October 20 Product data sheet. General description The provides six non-inverting buffers. The outputs are open-drain and can be connected to other open-drain outputs to implement active-low
DATA SHEET. TDA1510AQ 24 W BTL or 2 x 12 W stereo car radio power amplifier INTEGRATED CIRCUITS
INTEGRATED CIRCUITS DATA SHEET 24 W BTL or 2 x 12 W stereo car radio File under Integrated Circuits, IC01 January 1992 GENERAL DESCRIPTION The is a class-b integrated output amplifier encapsulated in a
74HC165; 74HCT165. 8-bit parallel-in/serial out shift register
Rev. 4 28 December 2015 Product data sheet 1. General description 2. Features and benefits 3. Applications 4. Ordering information The is an 8-bit serial or parallel-in/serial-out shift register. The device
logic level for RCD/ GFI/ LCCB applications
logic level for RCD/ GFI/ LCCB applications BT68GW GENERL DESCRIPTION QUICK REFERENCE DT Passivated, sensitive gate thyristor in a plastic SYMBOL PRMETER MX. UNIT envelope suitable for surface mounting,
1-of-4 decoder/demultiplexer
Rev. 6 1 April 2016 Product data sheet 1. General description 2. Features and benefits 3. Applications The contains two 1-of-4 decoders/demultiplexers. Each has two address inputs (na0 and na1, an active
LIN-bus ESD protection diode
Rev. 3 31 May 2011 Product data sheet 1. Product profile 1.1 General description in a very small SOD323 (SC-76) Surface-Mounted Device (SMD) plastic package designed to protect one automotive Local Interconnect
PCF8563. 1. General description. 2. Features. 3. Applications. Real time clock/calendar
Rev. 04 12 March 2004 Product data 1. General description 2. Features 3. Applications The is a CMOS real time clock/calendar optimized for low power consumption. A programmable clock output, interrupt
PRTR5V0U2F; PRTR5V0U2K
Rev. 02 19 February 2009 Product data sheet 1. Product profile 1.1 General description Ultra low capacitance double rail-to-rail ElectroStatic Discharge (ESD) protection devices in leadless ultra small
Schottky barrier quadruple diode
Rev. 3 8 October 2012 Product data sheet 1. Product profile 1.1 General description with an integrated guard ring for stress protection. Two electrically isolated dual Schottky barrier diodes series, encapsulated
Low forward voltage High breakdown voltage Guard-ring protected Hermetically sealed glass SMD package
Rev. 6 10 September 2010 Product data sheet 1. Product profile 1.1 General description Planar with an integrated guard ring for stress protection, encapsulated in a small hermetically sealed glass SOD80C
DATA SHEET. TDA1543 Dual 16-bit DAC (economy version) (I 2 S input format) INTEGRATED CIRCUITS
INTEGRATED CIRCUITS DATA SHEET File under Integrated Circuits, IC01 February 1991 FEATURES Low distortion 16-bit dynamic range 4 oversampling possible Single 5 V power supply No external components required
DATA SHEET. TDA1518BQ 24 W BTL or 2 x 12 watt stereo car radio power amplifier INTEGRATED CIRCUITS
INTEGRATED CIRCUITS DATA SHEET File under Integrated Circuits, IC01 July 1994 GENERAL DESCRIPTION The is an integrated class-b output amplifier in a 13-lead single-in-line (SIL) plastic power package.
74HC175; 74HCT175. Quad D-type flip-flop with reset; positive-edge trigger
Rev. 5 29 January 2016 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The is a quad positive-edge triggered D-type flip-flop with individual data inputs (Dn)
Kit 27. 1W TDA7052 POWER AMPLIFIER
Kit 27. 1W TDA7052 POWER AMPLIFIER This is a 1 watt mono amplifier Kit module using the TDA7052 from Philips. (Note, no suffix.) It is designed to be used as a building block in other projects where a
DISCRETE SEMICONDUCTORS DATA SHEET. dbook, halfpage M3D088. BB201 Low-voltage variable capacitance double diode. Product specification 2001 Oct 12
DISCRETE SEMICONDUCTORS DATA SHEET dbook, halfpage M3D088 Low-voltage variable capacitance double 2001 Oct 12 Low-voltage variable capacitance double FEATURES Excellent linearity C1: 95 pf; C7.5: 27.6
DATA SHEET. PCA82C251 CAN transceiver for 24 V systems INTEGRATED CIRCUITS
INTEGRATED CIRCUITS DATA SHEET Supersedes data of 1997 Mar 14 File under Integrated Circuits, IC18 2000 Jan 13 FEATURES Fully compatible with the ISO 11898-24 V standard Slope control to reduce RFI Thermally
logic level for RCD/ GFI applications
logic level for RCD/ GFI applications BT68 series GENERAL DESCRIPTION QUICK REFERENCE DATA Glass passivated, sensitive gate SYMBOL PARAMETER MAX. MAX. MAX. MAX. UNIT thyristors in a plastic envelope, intended
74HC393; 74HCT393. Dual 4-bit binary ripple counter
Rev. 6 3 December 2015 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The 74HC393; 7474HCT393 is a dual 4-stage binary ripple counter. Each counter features
BC846/BC546 series. 65 V, 100 ma NPN general-purpose transistors. NPN general-purpose transistors in Surface Mounted Device (SMD) plastic packages.
65 V, 00 ma NPN general-purpose transistors Rev. 07 7 November 009 Product data sheet. Product profile. General description NPN general-purpose transistors in Surface Mounted Device (SMD) plastic packages.
74HC2G02; 74HCT2G02. 1. General description. 2. Features and benefits. 3. Ordering information. Dual 2-input NOR gate
Rev. 5 27 September 2013 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The is a dual 2-input NOR gate. Inputs include clamp diodes. This enables the use of
74HC574; 74HCT574. Octal D-type flip-flop; positive edge-trigger; 3-state
Rev. 7 4 March 2016 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The is an 8-bit positive-edge triggered D-type flip-flop with 3-state outputs. The device
74HC107; 74HCT107. Dual JK flip-flop with reset; negative-edge trigger
Rev. 5 30 November 2015 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The is a dual negative edge triggered JK flip-flop featuring individual J and K inputs,
74HC573; 74HCT573. 1. General description. 2. Features and benefits. Octal D-type transparent latch; 3-state
Rev. 7 4 March 2016 Product data sheet 1. General description The is an 8-bit D-type transparent latch with 3-state outputs. The device features latch enable (LE) and output enable (OE) inputs. When LE
DISCRETE SEMICONDUCTORS DATA SHEET M3D319. BZX585 series Voltage regulator diodes. Product data sheet Supersedes data of 2004 Mar 26.
DISCRETE SEMICONDUCTORS DATA SHEET M3D319 Supersedes data of 2004 Mar 26 2004 Jun 22 FEATURES Total power dissipation: max. 300 mw Two tolerance series: ± 2 % and ± 5 % Working voltage range: nominal 2.4
74AUP1G74. 1. General description. 2. Features and benefits. Low-power D-type flip-flop with set and reset; positive-edge trigger
Low-power D-type flip-flop with set and reset; positive-edge trigger Rev. 9 6 January 2014 Product data sheet 1. General description The provides a low-power, low-voltage single positive-edge triggered
SiGe:C Low Noise High Linearity Amplifier
Rev. 2 21 February 2012 Product data sheet 1. Product profile 1.1 General description The is a low noise high linearity amplifier for wireless infrastructure applications. The LNA has a high input and
DISCRETE SEMICONDUCTORS DATA SHEET. BT151 series C Thyristors
DISCRETE SEMICONDUCTORS DATA SHEET Product specification April 24 Product specification GENERAL DESCRIPTION QUICK REFERENCE DATA Passivated thyristors in a plastic SYMBOL PARAMETER MAX. MAX. MAX. UNIT
TJA1043. 1. General description. 2. Features and benefits. High-speed CAN transceiver. 2.1 General
Rev. 3 24 April 2013 Product data sheet 1. General description The is a high-speed CAN transceiver that provides an interface between a Controller Area Network (CAN) protocol controller the physical two-wire
TJA1051. 1. General description. 2. Features and benefits. High-speed CAN transceiver. 2.1 General
Rev. 8 12 July 2016 Product data sheet 1. General description The is a high-speed CAN transceiver that provides an interface between a Controller Area Network (CAN) protocol controller and the physical
TJA1042. 1. General description. 2. Features and benefits. High-speed CAN transceiver with Standby mode. 2.1 General
Rev. 9 23 May 2016 Product data sheet 1. General description The high-speed CAN transceiver provides an interface between a Controller Area Network (CAN) protocol controller and the physical two-wire CAN
