SOPC BASED WIRELESS REMOTE PATIENT MONITORING USING ULTRA LIGHTWEIGHT CRYPTOGRAPHY
|
|
|
- Domenic Allison
- 10 years ago
- Views:
Transcription
1 Journal of Computer Science 10 (10): , 2014 ISSN: doi: /jcssp Published Online 10 (10) 2014 ( SOPC BASED WIRELESS REMOTE PATIENT MONITORING USING ULTRA LIGHTWEIGHT CRYPTOGRAPHY A. Arun and P. Nirmal Kumar Electronics and Communication Engg, Anna University, Chennai, India Received ; Revised ; Accepted ABSTRACT Remote Patient Monitoring (RPM) provides flexible and powerful patient surveillance through wearable devices at anytime and anywhere. This can be achieved by using a Body Sensor Network (BSN), which is deployed on a human body for monitoring the healthcare. The mobile healthcare management with increased feasibility and handiness introduced several noteworthy challenges for the provider, policy makers, patient and hospitals. A significant challenge is to provide round-the-clock healthcare services to those patients who require it via wearable medical devices. In addition to this, the sensors collect the personal medical data where the security and privacy are important components in RPM. As a result, one of the most significant and challenging concern to deal with is how to secure the personal information of the patients and to eliminate their privacy issue. This study presents System on Programmable Chip (SoPC) implementation of Remote Patient Monitoring System (RPM) with Ultra Lightweight algorithms for security issues. Humming Bird 2 (HB-2), PRESENT and HIGHT algorithms were implemented since the wearable medical devices require fewer areas to achieve portability. The comparison results shows that Degree of Confusion of HB-2 is which outstand the other, the efficiency of the entire algorithm implemented in SoPC are higher comparing with conventional Field Programmable Gate Array (FPGA) implementation. The comparison was extended and in Particular, power and area consumption of HB-2 is less than PRESENT and HIGHT algorithm, which is more suitable for RPM devices. Keywords: Hummingbird, Hight, Present, Body Sensor Network, System on Programmable Chip (SoPC), FPGA 1. INTRODUCTION patient s clothes will continuously collect data by travelling with the patient. The BSN will continuously The sensor and wireless communication technologies collect data, creates additional privacy and security are evolving rapidly and capturing new area of demands on following the fact always on. The users or application in healthcare domain. The wide range of patients have flexibility and mobility which can be medical application (Alliance., 2007) leads to popularity dominated by wearable sensors, which enable the patient and powerfulness of Medical Sensor Network (MSN). to have maximum freedom while still receiving the This network allows the enhancement of health professional supervision of medical representatives. The monitoring system in healthcare facility and hospitals. foreword of mobile technology and wireless make The use of MSN for healthcare monitoring create a new mobile electronic healthcare systems more feasible and way of providing Remote user to monitor the patient realistic. There are many cryptographic algorithm called as Remote Patient Monitoring (RPM) (Ren et al., namely KLEIN, KATAN, TEA, HIGHT, PRESENT and 2010). A Body Sensor Network (BSN) is a significant family of Humming Bird have been proposed for RFID component in this supervising scheme. These sensors applications. The key issue for the implementation of which are fixed in the patient body or wicker in to the cryptographic algorithm in RFID application is that the Corresponding Author: A. Arun and P. Nirmal Kumar, Electronics and Communication Engg, Anna University, Chennai, India 1924
2 algorithm should consume less area and low power. This requirements lead to the implementation of Ultra Lightweight cryptography from the previous one (Lightweight Cryptography). The FPGA implementation of both lightweight and ultra lightweight cryptography has been proposed. This survey have been paved the path for Remote Patient Monitoring (RPM) where the secured communication between the wearable sensors and remote user (Medical Professional) should be maintained. To achieve the portability of the wearable sensor the ultra lightweight cryptographic algorithm has been implemented since they require less area. The evolution of hardware implementation of cryptographic algorithm starts with digital signal processor which is dominated by Field Programmable Gate Array (FPGA) (Abdelkrim et al., 2012). The cryptographic implementation is well suited in FPGA (Kaps, 1998) but hindrance in the implementation is FPGA will produce high efficiency in standalone process (i.e., implementation of cryptographic algorithm only). The efficiency of the implementation will be reduced in application like data acquisition and control where multi tasking is major concern. Alas RPM falls on this category of application, where several sensors have been used for detecting the biological signals of the patient, data processing were made before transmitting to remote place (medical representative here). In this study, we have implemented several cryptographic algorithms in SoPC (Bakthavatsalam and Mehata, 2014) which dominates the FPGA implementation in Remote Patient Monitoring (RPM) system (i.e., Data Acquisition and Control) applications. 2. CRYPTOGRAPHY ALGORITHMS 2.1. Humming Bird-2 The Humming Bird-2 has key of size 128 bit. The internal state R (128-bit) is initialized by 64 bit Initialization Vector IV. The computational process includes addition modulo, exclusive OR and mixing function f(x) which is non linear and it is performed on 16-bit words. The f(x) can be computed by following operations Equation 1 to 3: S(x) = S 1 (x 0 ) S 2 (x 1 ) S 3 (x 2 ) S 4 (x 3 ) (1) L(x) = x (x<<<6) (x<<<10) (2) f(x) = L(S(x)) (3) where, L (x) denotes linear transformation and S(x) denote S-box computation. The internal state of Humming Bird-2 is initialized using R (0) = (IV 1,IV 2,IV 3,IV 4,IV 1,IV 2,IV 3,IV 4 ) for I = 0, 1, 2,3 to find t1,t2,t3 which is used to update register R 1, R 2, R 3, R Present The Present algorithm (Bogdanov et al., 2007) has a block length of 64 bits with varying key size 128 or 80 bits. The XOR operation to form a round key consumes 31 rounds and final round is used for process of whitening (Alizadeh et al., 2012). The overall algorithm is as follows: Generate round keys () for i = 1 to 31 do add round key (state, K i ) sbox layer (state) pbox layer (state) end for add round key (state, K 32 ) Hight The decryption process of hight algorithm (Hong et al., 2006) is similar to encryption process so we are focusing on the encryption process, which consists of round function, key scheduling, initial and final transformation. The algorithm is as follows, where SK and WK denotes sub key and whitening key: Hight encryption (P, MK) { Key scheduler (MK, WK, SK); Hight encryption (P, WK, SK) { Initial transformation (P, X 0, WK3, WK2, WK1, WK0); For i = 0 to 31{ Round function (X i, X i+1, SK 4i+3, SK 4i+1, SK 4i ); } Final transformation (WK7, WK6, WK5, WK4, X32, C); } } 3. IMPLEMENTATION OF THE PROPOSED SYSTEM The Fig. 1 shows SoPC (proposed) implementation of Remote Patient Monitoring (RPM) system. The execution of SoPC method include two Nios-II processor which is economy (i.e., consist of LE s). The CPU-II acts upon data encryption where algorithm for ciphering the text will be in software level which is stored in SDRAM and right of entry is by SDRAM Controller. On the other hand, CPU-I leads the data control and acquisition progression independently. The system is fashioned using SoPC builder available with Altera Quartus since it lends a hand to build System on Programmable Chip in minute. 1925
3 Fig. 1. Proposed system architecture (SoPC) Fig. 2. Conventional system architecture (FPGA) 1926
4 Two sorts of IP cores are granted in the system model. They are, IP s built from Altera SoPC builder and the user s customized IP that can be added to the SoPC builder IP menu. This work utilizes both types of IP s which act as a hardware block when implemented in compatible FPGA s. The data transmission from sensors (Temperature and SPO2) to CPU I is accomplished by UART. The SD card will hold the information of the patient at every stage and update periodically which can be accessed by SPI controller. The CPU-I will retrieve the value from temperature sensor after the practice of Analog to Digital Converter (ADC) through respective controller. If abnormal value (i.e., 5% increases in this case) is monitored by the system then CPU-I will transfer the data (activity of patient) in progress to the remote place (i.e., medical representative here) after encrypting using resourceful algorithm by the use of CPU-II. At this time, the host computer also accessed by the use of JTAG UART. The patient can make use of switch which is marked as user inputs (in figure) at rigorous condition. This will act as a panic button which is tracked by CPU-I and accessed using PIO controller. On the other hand, FPGA (conventional) realization of Remote Patient Monitoring (RPM) system is shown in Fig. 2. In contrast to SoPC implementation, Fabric Interconnect made up of logic elements are used for intra-process communications. The area utilization of the RPM realized using conventional method will suffer degradation since the number of controllers (PIO, UART, ADC and SD) will occupy more logic elements, where as SoPC implementation needs interfacing for the same. The power consumption will be increased as a result of additional logic element utilization. Due to controller concern, parallel execution of multitasking lack in FPGA execution, on this chance the SoPC implementation will win the contest. 4. RESULTS The proposed system is evaluated under two circumstances; one is based on efficacy of the cryptographic algorithm and subsequently compares the SoPC based outcome with FPGA implementation. The implementation is done on the cyclone IVE EP4C22 device. The Degree Of Confusion (DOC) for different cryptographic algorithm is tabulated on Table 1. The process of confusion makes key so complex, which increases the difficulty level to deduce the key even when an attacker knows the statistics. The Humming Bird-2 confuses more and battle better against the attackers. The logic elements consumption of various ultra lightweight algorithms is tabulated in Table 2 and comparison chart for the same is shown in Fig. 3. The HB-2, HIGHT and PRESENT entail 1570, 2159 and 3220 logic elements in that order. The HB-2 needs 28% lesser area than hight and 52% in case of present. The system on Programmable Chip integrates the whole architecture with in a single chip thereby reduces the execution time and increases the efficiency. Also it reduces the energy consumption in the system. The efficiency of Remote Patient Monitoring (RPM) system in terms of throughput and power for SoPC realization is compared with conventional FPGA implementation as in Table 3. The variation in throughput is increased by nearly 23% in HB-2 and 15, 12% in hight and present respectively. Fig. 3. Implementation of the cryptographic algorithm in cyclone FPGA and the comparison of logic elements Table 1. DOC of cryptographic algorithm Algorithm Hight Present HB-2 Degree of confusion Table 2. Efficiency computation in SoPC Efficiency Implementation Algorithm (Throughput/LE) HB FPGA HIGHT PRESENT HB SoPC HIGHT PRESENT
5 Table 3. Throughput and power comparison of ciphers in SoPC and FPGA Algorithm F max (MHz) Throughput (Gbps) Power (mw) Implementation HB FPGA HIGHT PRESENT HB SoPC HIGHT PRESENT The efficiency can be increased further by varying the key size. Table 3 exemplify that power get reduced in SoPC level realization due to cutback of logic elements for the controllers. 5. CONCLUSION This study compares the efficiency of Remote Patient Monitoring (RPM) system realized in both SoPC and FPGA level. To ensure the privacy of patient, we implement three types of ultra lightweight cryptographic algorithm. The confusion degree and area of HB-2 outstands the Present and Hight algorithms hence it is well suited for security of patient s data. Further, the SoPC level realization performs well under condition of parallel execution of multitasking process, moving in depth the throughput and power consumption of SoPC implementation is remarkable when compared to FPGA implementation. In future, we can deploy further sensors in SoPC architecture and can be re-programmed for some other patient with different parameters. We can extend the application to analyze the ECG and EEG of the patient and promote efficient and power aware NoC solution for the system in future to reduce the complexity. 6. REFERENCES Alliance, Z., Personal, home and hospital care: technical requirements document. Abdelkrim, H., S.B. Othman, A.K.B. Salem and S.B. Saoud, Dynamic partial reconfiguration contribution on system on programmable chip architecture for motor drive implementation. Am. J. Eng. Applied Sci., 5: DOI: /ajeassp Alizadeh, M., M. Salleh, M. Zamani, J. Shayan and S. Karamizadeh, Security and performance evaluation of lightweight cryptographic algorithms in RFID. Universiti Teknologi Malaysia. Bakthavatsalam, G. and K.M. Mehata, A case for hybrid instruction encoding for reducing code size in embedded system-on-chips based on RISC processor cores. J. Comput. Sci., 10: DOI: /jcssp Bogdanov, A., L.R. Knudsen, G. Leander, C. Paar and A. Poschmann et al., PRESENT: An ultralightweight block cipher. Proceedings of the 9th International Workshop on Cryptographic Hardware and Embedded Systems, Sept , Vienna, Austria, pp: DOI: / _31 Hong, D., J. Sung, S. Hong, J. Lim and S. Lee et al., HIGHT: A new block cipher suitable for low-resource device. Int. Assoc. Cryptol. Res., 4249: DOI: / _4 Kaps, J.P., High Speed FPGA architectures for the data encryption standard. MSc. Thesis, Worcester Polytechnic Institute. Ren, Y., R.W.N. Pazzi and A. Boukerche, Monitoring patients via a secure and mobile healthcare system. IEEE Wireless Commun., 17: DOI: /MWC
Digitale Signalverarbeitung mit FPGA (DSF) Soft Core Prozessor NIOS II Stand Mai 2007. Jens Onno Krah
(DSF) Soft Core Prozessor NIOS II Stand Mai 2007 Jens Onno Krah Cologne University of Applied Sciences www.fh-koeln.de [email protected] NIOS II 1 1 What is Nios II? Altera s Second Generation
Lightweight Cryptography From an Engineers Perspective
Lightweight Cryptography From an Engineers Perspective ECC 2007 Acknowledgement Christof Paar A. Bogdanov, L. Knudsen, G. Leander, M. Robshaw, Y. Seurin, C. Vikkelsoe S. Kumar 2 Outline Motivation Hardware
NIOS II Based Embedded Web Server Development for Networking Applications
NIOS II Based Embedded Web Server Development for Networking Applications 1 Sheetal Bhoyar, 2 Dr. D. V. Padole 1 Research Scholar, G. H. Raisoni College of Engineering, Nagpur, India 2 Professor, G. H.
Remote Patient Monitoring- An Implementation in ICU Ward
2011 International Conference on Information and Network Technology IPCSIT vol.4 (2011) (2011) IACSIT Press, Singapore Remote Patient Monitoring- An Implementation in ICU Ward Arun E 1+, Marimuthu V 2,
Hardware Implementation of AES Encryption and Decryption System Based on FPGA
Send Orders for Reprints to [email protected] The Open Cybernetics & Systemics Journal, 2015, 9, 1373-1377 1373 Open Access Hardware Implementation of AES Encryption and Decryption System Based
Networking Remote-Controlled Moving Image Monitoring System
Networking Remote-Controlled Moving Image Monitoring System First Prize Networking Remote-Controlled Moving Image Monitoring System Institution: Participants: Instructor: National Chung Hsing University
Keywords Web Service, security, DES, cryptography.
Volume 3, Issue 10, October 2013 ISSN: 2277 128X International Journal of Advanced Research in Computer Science and Software Engineering Research Paper Available online at: www.ijarcsse.com Provide the
Implementation of Web-Server Using Altera DE2-70 FPGA Development Kit
1 Implementation of Web-Server Using Altera DE2-70 FPGA Development Kit A THESIS SUBMITTED IN PARTIAL FULFILLMENT OF THE REQUIREMENT OF FOR THE DEGREE IN Bachelor of Technology In Electronics and Communication
Design and Analysis of Parallel AES Encryption and Decryption Algorithm for Multi Processor Arrays
IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) Volume 5, Issue, Ver. III (Jan - Feb. 205), PP 0- e-issn: 239 4200, p-issn No. : 239 497 www.iosrjournals.org Design and Analysis of Parallel AES
IJESRT. [Padama, 2(5): May, 2013] ISSN: 2277-9655
IJESRT INTERNATIONAL JOURNAL OF ENGINEERING SCIENCES & RESEARCH TECHNOLOGY Design and Verification of VLSI Based AES Crypto Core Processor Using Verilog HDL Dr.K.Padama Priya *1, N. Deepthi Priya 2 *1,2
Current and Future Trends in Medical Electronics
Current and Future Trends in Medical Electronics By Steven Dean, Medical Marketing Director, Texas Instruments www.arrownac.com 800.833.3557 Current and Future Trends in Medical Electronics By Steven Dean,
International Association of Scientific Innovation and Research (IASIR) (An Association Unifying the Sciences, Engineering, and Applied Research)
International Association of Scientific Innovation and Research (IASIR) (An Association Unifying the Sciences, Engineering, and Applied Research) ISSN (Print): 2279-0020 ISSN (Online): 2279-0039 International
FAREY FRACTION BASED VECTOR PROCESSING FOR SECURE DATA TRANSMISSION
FAREY FRACTION BASED VECTOR PROCESSING FOR SECURE DATA TRANSMISSION INTRODUCTION GANESH ESWAR KUMAR. P Dr. M.G.R University, Maduravoyal, Chennai. Email: [email protected] Every day, millions of people
Implementation of Full -Parallelism AES Encryption and Decryption
Implementation of Full -Parallelism AES Encryption and Decryption M.Anto Merline M.E-Commuication Systems, ECE Department K.Ramakrishnan College of Engineering-Samayapuram, Trichy. Abstract-Advanced Encryption
A Study of New Trends in Blowfish Algorithm
A Study of New Trends in Blowfish Algorithm Gurjeevan Singh*, Ashwani Kumar**, K. S. Sandha*** *(Department of ECE, Shaheed Bhagat Singh College of Engg. & Tech. (Polywing), Ferozepur-152004) **(Department
Wireless Sensor Network: Challenges, Issues and Research
ISBN 978-93-84468-20-0 Proceedings of 2015 International Conference on Future Computational Technologies (ICFCT'2015) Singapore, March 29-30, 2015, pp. 224-228 Wireless Sensor Network: Challenges, Issues
A PERFORMANCE EVALUATION OF COMMON ENCRYPTION TECHNIQUES WITH SECURE WATERMARK SYSTEM (SWS)
A PERFORMANCE EVALUATION OF COMMON ENCRYPTION TECHNIQUES WITH SECURE WATERMARK SYSTEM (SWS) Ashraf Odeh 1, Shadi R.Masadeh 2, Ahmad Azzazi 3 1 Computer Information Systems Department, Isra University,
Fieldbus Protocol For Secured Wireless Sensor Network Communication in Process Automation
Fieldbus Protocol For Secured Wireless Sensor Network Communication in Process Automation 92 Dr.S.Udayakumar* and S.Ananthi** *National Institute of Technical Teacher s Training and Research (NITTT&R),
Automata Designs for Data Encryption with AES using the Micron Automata Processor
IJCSNS International Journal of Computer Science and Network Security, VOL.15 No.7, July 2015 1 Automata Designs for Data Encryption with AES using the Micron Automata Processor Angkul Kongmunvattana School
A MEDICAL HEALTH CARE SYSTEM WITH HIGH SECURITY USING ANDROID APPLICATION
A MEDICAL HEALTH CARE SYSTEM WITH HIGH SECURITY USING ANDROID APPLICATION Mr. T.CHANDRA SEKHAR RAO PROFESSOR and HEAD T.SREEDHAR M.TECH DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING LOYOLA INSTITUTE
All Programmable Logic. Hans-Joachim Gelke Institute of Embedded Systems. Zürcher Fachhochschule
All Programmable Logic Hans-Joachim Gelke Institute of Embedded Systems Institute of Embedded Systems 31 Assistants 10 Professors 7 Technical Employees 2 Secretaries www.ines.zhaw.ch Research: Education:
A Novel Cryptographic Key Generation Method Using Image Features
Research Journal of Information Technology 4(2): 88-92, 2012 ISSN: 2041-3114 Maxwell Scientific Organization, 2012 Submitted: April 18, 2012 Accepted: May 23, 2012 Published: June 30, 2012 A Novel Cryptographic
Data Integrity by Aes Algorithm ISSN 2319-9725
Data Integrity by Aes Algorithm ISSN 2319-9725 Alpha Vijayan Nidhiya Krishna Sreelakshmi T N Jyotsna Shukla Abstract: In the cloud computing, data is moved to a remotely located cloud server. Cloud will
Design and Verification of Area-Optimized AES Based on FPGA Using Verilog HDL
Design and Verification of Area-Optimized AES Based on FPGA Using Verilog HDL 1 N. Radhika, 2 Obili Ramesh, 3 Priyadarshini, 3 Asst.Profosser, 1,2 M.Tech ( Digital Systems & Computer Electronics), 1,2,3,
Load Balancing in Fault Tolerant Video Server
Load Balancing in Fault Tolerant Video Server # D. N. Sujatha*, Girish K*, Rashmi B*, Venugopal K. R*, L. M. Patnaik** *Department of Computer Science and Engineering University Visvesvaraya College of
Model-based system-on-chip design on Altera and Xilinx platforms
CO-DEVELOPMENT MANUFACTURING INNOVATION & SUPPORT Model-based system-on-chip design on Altera and Xilinx platforms Ronald Grootelaar, System Architect [email protected] Agenda 3T Company profile Technology
AN ENHANCED ATTRIBUTE BASED ENCRYPTION WITH MULTI PARTIES ACCESS IN CLOUD AREA
Available Online at www.ijcsmc.com International Journal of Computer Science and Mobile Computing A Monthly Journal of Computer Science and Information Technology IJCSMC, Vol. 3, Issue. 1, January 2014,
AStudyofEncryptionAlgorithmsAESDESandRSAforSecurity
Global Journal of Computer Science and Technology Network, Web & Security Volume 13 Issue 15 Version 1.0 Year 2013 Type: Double Blind Peer Reviewed International Research Journal Publisher: Global Journals
A Comparative Study Of Two Symmetric Encryption Algorithms Across Different Platforms.
A Comparative Study Of Two Symmetric Algorithms Across Different Platforms. Dr. S.A.M Rizvi 1,Dr. Syed Zeeshan Hussain 2 and Neeta Wadhwa 3 Deptt. of Computer Science, Jamia Millia Islamia, New Delhi,
Design of a High-speed and large-capacity NAND Flash storage system based on Fiber Acquisition
Design of a High-speed and large-capacity NAND Flash storage system based on Fiber Acquisition Qing Li, Shanqing Hu * School of Information and Electronic Beijing Institute of Technology Beijing, China
Thwarting Selective Insider Jamming Attacks in Wireless Network by Delaying Real Time Packet Classification
Thwarting Selective Insider Jamming Attacks in Wireless Network by Delaying Real Time Packet Classification LEKSHMI.M.R Department of Computer Science and Engineering, KCG College of Technology Chennai,
ON SUITABILITY OF FPGA BASED EVOLVABLE HARDWARE SYSTEMS TO INTEGRATE RECONFIGURABLE CIRCUITS WITH HOST PROCESSING UNIT
216 ON SUITABILITY OF FPGA BASED EVOLVABLE HARDWARE SYSTEMS TO INTEGRATE RECONFIGURABLE CIRCUITS WITH HOST PROCESSING UNIT *P.Nirmalkumar, **J.Raja Paul Perinbam, @S.Ravi and #B.Rajan *Research Scholar,
ANDROID APPLICATION DEVELOPMENT FOR ENVIRONMENT MONITORING USING SMART PHONES
ANDROID APPLICATION DEVELOPMENT FOR ENVIRONMENT MONITORING USING SMART PHONES ABSTRACT K. Krishnakanth 1 and P. Kavipriya 2 1 M.E Embedded Systems, Sathyabama University, Chennai, India. [email protected]
Side Channel Analysis and Embedded Systems Impact and Countermeasures
Side Channel Analysis and Embedded Systems Impact and Countermeasures Job de Haas Agenda Advances in Embedded Systems Security From USB stick to game console Current attacks Cryptographic devices Side
Triathlon of Lightweight Block Ciphers for the Internet of Things
NIST Lightweight Cryptography Workshop 2015 Triathlon of Lightweight Block Ciphers for the Internet of Things Daniel Dinu, Yann Le Corre, Dmitry Khovratovich, Leo Perrin, Johann Großschädl, Alex Biryukov
AES1. Ultra-Compact Advanced Encryption Standard Core. General Description. Base Core Features. Symbol. Applications
General Description The AES core implements Rijndael encoding and decoding in compliance with the NIST Advanced Encryption Standard. Basic core is very small (start at 800 Actel tiles). Enhanced versions
Split Based Encryption in Secure File Transfer
Split Based Encryption in Secure File Transfer Parul Rathor, Rohit Sehgal Assistant Professor, Dept. of CSE, IET, Nagpur University, India Assistant Professor, Dept. of CSE, IET, Alwar, Rajasthan Technical
An Open Architecture through Nanocomputing
2009 International Symposium on Computing, Communication, and Control (ISCCC 2009) Proc.of CSIT vol.1 (2011) (2011) IACSIT Press, Singapore An Open Architecture through Nanocomputing Joby Joseph1and A.
Security+ Guide to Network Security Fundamentals, Third Edition. Chapter 6. Wireless Network Security
Security+ Guide to Network Security Fundamentals, Third Edition Chapter 6 Wireless Network Security Objectives Overview of IEEE 802.11 wireless security Define vulnerabilities of Open System Authentication,
The implementation and performance/cost/power analysis of the network security accelerator on SoC applications
The implementation and performance/cost/power analysis of the network security accelerator on SoC applications Ruei-Ting Gu [email protected] Kuo-Huang Chung [email protected]
Depiction of Body Area Network in Cloud Environment
I JMEIT Vol. 2 Issue 1 Jan 2014 Page No: 55-63 ISSN:2348-196x Depiction of Body Area Network in Cloud Environment P.Sankardayal 1, S.Grahalakshmi 2, P.Gopikannan 3, R.Vidhya Lakshmi 4, G.Sankareswari 5
CCMP Advanced Encryption Standard Cipher For Wireless Local Area Network (IEEE 802.11i): A Comparison with DES and RSA
Journal of Computer Science Original Research Paper CCMP Advanced Encryption Standard Cipher For Wireless Local Area Network (IEEE 802.11i): A Comparison with DES and RSA 1 Velayutham, R. and 2 D. Manimegalai
Industrial Control Systems Vulnerabilities and Security Issues and Future Enhancements
, pp.144-148 http://dx.doi.org/10.14257/astl.2015.95.27 Industrial Control Systems Vulnerabilities and Security Issues and Future Enhancements Hongseok Chae 1, AAmir Shahzad 1, Muhammad Irfan 2, HyangRan
(C) Global Journal of Engineering Science and Research Management
DEPENDABLE STORAGE FOR VEHICLE INSURANCE MANAGEMENT THROUGH SECURED ENCRYPTION IN CLOUD COMPUTING Prof.Abhijeet A.Chincholkar *1, Ms.Najuka Todekar 2 *1 M.E. Digital Electronics, JCOET Yavatmal, India.
Architectural Level Power Consumption of Network on Chip. Presenter: YUAN Zheng
Architectural Level Power Consumption of Network Presenter: YUAN Zheng Why Architectural Low Power Design? High-speed and large volume communication among different parts on a chip Problem: Power consumption
An Efficient Hybrid Data Gathering Scheme in Wireless Sensor Networks
An Efficient Hybrid Data Gathering Scheme in Wireless Sensor Networks Ayon Chakraborty 1, Swarup Kumar Mitra 2, and M.K. Naskar 3 1 Department of CSE, Jadavpur University, Kolkata, India 2 Department of
A Comprehensive Data Forwarding Technique under Cloud with Dynamic Notification
Research Journal of Applied Sciences, Engineering and Technology 7(14): 2946-2953, 2014 ISSN: 2040-7459; e-issn: 2040-7467 Maxwell Scientific Organization, 2014 Submitted: July 7, 2013 Accepted: August
Nios II-Based Intellectual Property Camera Design
Nios II-Based Intellectual Property Camera Design Third Prize Nios II-Based Intellectual Property Camera Design Institution: Participants: Instructor: Xidian University Jinbao Yuan, Mingsong Chen, Yingzhao
Design and Implementation of Asymmetric Cryptography Using AES Algorithm
Design and Implementation of Asymmetric Cryptography Using AES Algorithm Madhuri B. Shinde Student, Electronics & Telecommunication Department, Matoshri College of Engineering and Research Centre, Nashik,
7a. System-on-chip design and prototyping platforms
7a. System-on-chip design and prototyping platforms Labros Bisdounis, Ph.D. Department of Computer and Communication Engineering 1 What is System-on-Chip (SoC)? System-on-chip is an integrated circuit
Keywords Cloud Storage, Error Identification, Partitioning, Cloud Storage Integrity Checking, Digital Signature Extraction, Encryption, Decryption
Partitioning Data and Domain Integrity Checking for Storage - Improving Cloud Storage Security Using Data Partitioning Technique Santosh Jogade *, Ravi Sharma, Prof. Rajani Kadam Department Of Computer
Hardware Implementation of Improved Adaptive NoC Router with Flit Flow History based Load Balancing Selection Strategy
Hardware Implementation of Improved Adaptive NoC Rer with Flit Flow History based Load Balancing Selection Strategy Parag Parandkar 1, Sumant Katiyal 2, Geetesh Kwatra 3 1,3 Research Scholar, School of
International Journal of Computer & Organization Trends Volume20 Number1 May 2015
Performance Analysis of Various Guest Operating Systems on Ubuntu 14.04 Prof. (Dr.) Viabhakar Pathak 1, Pramod Kumar Ram 2 1 Computer Science and Engineering, Arya College of Engineering, Jaipur, India.
Figure 1.Block diagram of inventory management system using Proximity sensors.
Volume 1, Special Issue, March 2015 Impact Factor: 1036, Science Central Value: 2654 Inventory Management System Using Proximity ensors 1)Jyoti KMuluk 2)Pallavi H Shinde3) Shashank VShinde 4)Prof VRYadav
FPGA IMPLEMENTATION OF AN AES PROCESSOR
FPGA IMPLEMENTATION OF AN AES PROCESSOR Kazi Shabbir Ahmed, Md. Liakot Ali, Mohammad Bozlul Karim and S.M. Tofayel Ahmad Institute of Information and Communication Technology Bangladesh University of Engineering
Location-Aware and Safer Cards: Enhancing RFID Security and Privacy
Location-Aware and Safer Cards: Enhancing RFID Security and Privacy 1 K.Anudeep, 2 Mrs. T.V.Anantha Lakshmi 1 Student, 2 Assistant Professor ECE Department, SRM University, Kattankulathur-603203 1 [email protected],
Design and Implementation of an On-Chip timing based Permutation Network for Multiprocessor system on Chip
Design and Implementation of an On-Chip timing based Permutation Network for Multiprocessor system on Chip Ms Lavanya Thunuguntla 1, Saritha Sapa 2 1 Associate Professor, Department of ECE, HITAM, Telangana
How To Build An Ark Processor With An Nvidia Gpu And An African Processor
Project Denver Processor to Usher in a New Era of Computing Bill Dally January 5, 2011 http://blogs.nvidia.com/2011/01/project-denver-processor-to-usher-in-new-era-of-computing/ Project Denver Announced
A Road Map on Security Deliverables for Mobile Cloud Application
A Road Map on Security Deliverables for Mobile Cloud Application D.Pratiba 1, Manjunath A.E 2, Dr.N.K.Srinath 3, Dr.G.Shobha 4, Dr.Siddaraja 5 Asst. Professor, Department of Computer Science and Engineering,
1.1.1 Introduction to Cloud Computing
1 CHAPTER 1 INTRODUCTION 1.1 CLOUD COMPUTING 1.1.1 Introduction to Cloud Computing Computing as a service has seen a phenomenal growth in recent years. The primary motivation for this growth has been the
Alaa Alhamami, Avan Sabah Hamdi Amman Arab University Amman, Jordan
World of Computer Science and Information Technology Journal (WCSIT) ISSN: 2221-0741 Vol. 5, No. 5, 87-91, 2015 Mobile Secure Transmission Method Based on Audio Steganography Alaa Alhamami, Avan Sabah
A Study of the Design of Wireless Medical Sensor Network based u- Healthcare System
, pp.91-96 http://dx.doi.org/10.14257/ijbsbt.2014.6.3.11 A Study of the Design of Wireless Medical Sensor Network based u- Healthcare System Ronnie D. Caytiles and Sungwon Park 1* 1 Hannam University 133
FPGA Implementation of IP Packet Segmentation and Reassembly in Internet Router*
SERBIAN JOURNAL OF ELECTRICAL ENGINEERING Vol. 6, No. 3, December 2009, 399-407 UDK: 004.738.5.057.4 FPGA Implementation of IP Packet Segmentation and Reassembly in Internet Router* Marko Carević 1,a,
ELECTENG702 Advanced Embedded Systems. Improving AES128 software for Altera Nios II processor using custom instructions
Assignment ELECTENG702 Advanced Embedded Systems Improving AES128 software for Altera Nios II processor using custom instructions October 1. 2005 Professor Zoran Salcic by Kilian Foerster 10-8 Claybrook
Performance Oriented Management System for Reconfigurable Network Appliances
Performance Oriented Management System for Reconfigurable Network Appliances Hiroki Matsutani, Ryuji Wakikawa, Koshiro Mitsuya and Jun Murai Faculty of Environmental Information, Keio University Graduate
Dynamic Query Updation for User Authentication in cloud Environment
Dynamic Query Updation for User Authentication in cloud Environment Gaurav Shrivastava 1, Dr. S. Prabakaran 2 1 Research Scholar, Department of Computer Science, SRM University, Kattankulathur, Tamilnadu,
INTERNATIONAL JOURNAL OF PURE AND APPLIED RESEARCH IN ENGINEERING AND TECHNOLOGY
INTERNATIONAL JOURNAL OF PURE AND APPLIED RESEARCH IN ENGINEERING AND TECHNOLOGY A PATH FOR HORIZING YOUR INNOVATIVE WORK IMPLEMENTATION OF AN APPROACH TO ENHANCE QOS AND QOE BY MIGRATING SERVICES IN CLOUD
Design of a Wireless Medical Monitoring System * Chavabathina Lavanya 1 G.Manikumar 2
Design of a Wireless Medical Monitoring System * Chavabathina Lavanya 1 G.Manikumar 2 1 PG Student (M. Tech), Dept. of ECE, Chirala Engineering College, Chirala., A.P, India. 2 Assistant Professor, Dept.
Cryptography and Network Security Prof. D. Mukhopadhyay Department of Computer Science and Engineering Indian Institute of Technology, Kharagpur
Cryptography and Network Security Prof. D. Mukhopadhyay Department of Computer Science and Engineering Indian Institute of Technology, Kharagpur Lecture No. # 11 Block Cipher Standards (DES) (Refer Slide
A NEW APPROACH TO ENHANCE SECURITY IN MPLS NETWORK
A NEW APPROACH TO ENHANCE SECURITY IN MPLS NETWORK S.Veni 1 and Dr.G.M.Kadhar Nawaz 2 1 Research Scholar, Barathiar University, Coimbatore, India [email protected] 2 Director, Dept. of MCA, Sona College
Automated Security System using ZigBee
IJIRST International Journal for Innovative Research in Science & Technology Volume 2 Issue 01 June 2015 ISSN (online): 2349-6010 Automated Security System using ZigBee Sneha Susan Abraham Saveetha School
A Layered Signcryption Model for Secure Cloud System Communication
Available Online at www.ijcsmc.com International Journal of Computer Science and Mobile Computing A Monthly Journal of Computer Science and Information Technology IJCSMC, Vol. 4, Issue. 6, June 2015, pg.1086
Security in Wireless Local Area Network
Fourth LACCEI International Latin American and Caribbean Conference for Engineering and Technology (LACCET 2006) Breaking Frontiers and Barriers in Engineering: Education, Research and Practice 21-23 June
Figure 1. Example of a Security System
Security Systems: Migration to Cloud-Enabled IP-Based Solutions Introduction Security systems are used in a variety of locations, such as residential homes, office buildings, hospitals, industrial facilities,
TCP/IP Network Communication in Physical Access Control
TCP/IP Network Communication in Physical Access Control The way it's done: The security industry has adopted many standards over time which have gone on to prove as solid foundations for product development
International Journal of Advancements in Research & Technology, Volume 2, Issue3, March -2013 1 ISSN 2278-7763
International Journal of Advancements in Research & Technology, Volume 2, Issue3, March -2013 1 FPGA IMPLEMENTATION OF HARDWARE TASK MANAGEMENT STRATEGIES Assistant professor Sharan Kumar Electronics Department
Prediction of DDoS Attack Scheme
Chapter 5 Prediction of DDoS Attack Scheme Distributed denial of service attack can be launched by malicious nodes participating in the attack, exploit the lack of entry point in a wireless network, and
Secret File Sharing Techniques using AES algorithm. C. Navya Latha 200201066 Garima Agarwal 200305032 Anila Kumar GVN 200305002
Secret File Sharing Techniques using AES algorithm C. Navya Latha 200201066 Garima Agarwal 200305032 Anila Kumar GVN 200305002 1. Feature Overview The Advanced Encryption Standard (AES) feature adds support
PCI Express: The Evolution to 8.0 GT/s. Navraj Nandra, Director of Marketing Mixed-Signal and Analog IP, Synopsys
PCI Express: The Evolution to 8.0 GT/s Navraj Nandra, Director of Marketing Mixed-Signal and Analog IP, Synopsys PCIe Enterprise Computing Market Transition From Gen2 to Gen3 Total PCIe instances. 2009
How To Calculate Kinematics Of A Parallel Robot
AUTOMATYKA/ AUTOMATICS 03 Vol. 7 No. http://dx.doi.org/0.7494/automat.03.7..87 Grzegorz Karpiel*, Konrad Gac*, Maciej Petko* FPGA Based Hardware Accelerator for Parallel Robot Kinematic Calculations. Introduction
1. INTRODUCTION. Keywords SMS, GSM network, electrical device, encryption, control.
Secure Control of Remote Electrical Devices Using Mobile SMS Services Kishor T. Mane 1, G.A. Patil 2 1. Asst. Professor, 2. Head and Asst. Professor D. Y. Patil college of Engg. & Tech. Kolhapur, Maharashtra,
Implementation and Design of AES S-Box on FPGA
International Journal of Research in Engineering and Science (IJRES) ISSN (Online): 232-9364, ISSN (Print): 232-9356 Volume 3 Issue ǁ Jan. 25 ǁ PP.9-4 Implementation and Design of AES S-Box on FPGA Chandrasekhar
White Paper 40-nm FPGAs and the Defense Electronic Design Organization
White Paper 40-nm FPGAs and the Defense Electronic Design Organization Introduction With Altera s introduction of 40-nm FPGAs, the design domains of military electronics that can be addressed with programmable
Cloud Computing - Architecture, Applications and Advantages
Cloud Computing - Architecture, Applications and Advantages 1 Arun Mani Tripathi 2 Rizwan Beg NIELIT Ministry of C&I.T., Govt. of India 2 Prof. and Head, Department 1 of Computer science and Engineering,Integral
Applying the Benefits of Network on a Chip Architecture to FPGA System Design
Applying the Benefits of on a Chip Architecture to FPGA System Design WP-01149-1.1 White Paper This document describes the advantages of network on a chip (NoC) architecture in Altera FPGA system design.
Chapter 1: Introduction
Chapter 1 Introduction 1 Chapter 1: Introduction 1.1 Inspiration Cloud Computing Inspired by the cloud computing characteristics like pay per use, rapid elasticity, scalable, on demand self service, secure
Implementation of Modified Booth Algorithm (Radix 4) and its Comparison with Booth Algorithm (Radix-2)
Advance in Electronic and Electric Engineering. ISSN 2231-1297, Volume 3, Number 6 (2013), pp. 683-690 Research India Publications http://www.ripublication.com/aeee.htm Implementation of Modified Booth
Secure Collaborative Privacy In Cloud Data With Advanced Symmetric Key Block Algorithm
Secure Collaborative Privacy In Cloud Data With Advanced Symmetric Key Block Algorithm Twinkle Graf.F 1, Mrs.Prema.P 2 1 (M.E- CSE, Dhanalakshmi College of Engineering, Chennai, India) 2 (Asst. Professor
December 2002, ver. 1.0 Application Note 285. This document describes the Excalibur web server demonstration design and includes the following topics:
Excalibur Web Server Demonstration December 2002, ver. 1.0 Application Note 285 Introduction This document describes the Excalibur web server demonstration design and includes the following topics: Design
Encryption Quality Analysis and Security Evaluation of CAST-128 Algorithm and its Modified Version using Digital Images
Encryption Quality Analysis and Security Evaluation CAST-128 Algorithm and its Modified Version using Digital s Krishnamurthy G N, Dr. V Ramaswamy Abstract this paper demonstrates analysis well known block
A New Digital Encryption Scheme: Binary Matrix Rotations Encryption Algorithm
International Journal of Research Studies in Computer Science and Engineering (IJRSCSE) Volume 2, Issue 2, February 2015, PP 18-27 ISSN 2349-4840 (Print) & ISSN 2349-4859 (Online) www.arcjournals.org A
A comprehensive survey on various ETC techniques for secure Data transmission
A comprehensive survey on various ETC techniques for secure Data transmission Shaikh Nasreen 1, Prof. Suchita Wankhade 2 1, 2 Department of Computer Engineering 1, 2 Trinity College of Engineering and
FPGA Implementation of RSA Encryption Engine with Flexible Key Size
FPGA Implementation of RSA Encryption Engine with Flexible Key Size Muhammad I. Ibrahimy, Mamun B.I. Reaz, Khandaker Asaduzzaman and Sazzad Hussain Abstract An approach to develop the FPGA of a flexible
