AMS Verification at SoC Level: A practical approach for using VAMS vs SPICE views
|
|
- Amelia Parsons
- 8 years ago
- Views:
Transcription
1 AMS Verification at SoC Level: A practical approach for using VAMS vs SPICE views Nitin Pant, Gautham Harinarayan, Manmohan Rana Accellera Systems Initiative 1
2 Agenda Need for SoC AMS Verification Mixed Signal SoC Overview VAMS vs SPICE Approach Power Management Data Converters Clocking, DDR & LCD Sub-systems Results Conclusion Accellera Systems Initiative 2
3 Need for SoC AMS Verification Emulate True behavior of SoC Analog blocks. Identify electrical problems due to integration of various analog & digital modules. Maximize electrical coverage during the verification. Identify weaknesses of SoC sub-systems containing Analog IPs using pre-silicon simulations Avoid Re-spins, substantially saving NRE costs Real time use case simulations with critical Analog blocks. Accellera Systems Initiative 3
4 Mixed Signal SoC + Testbench : Overview CPU SRAM TEST Crystal Model Analog sensor model with source impedance Crystal Osc RC Osc ADC Power DUT Management LCD Clock Generator Transceivers Display Monitor Clock profile Monitor A/D converter Monitor Analog DAC monitor with loading effect DAC VREG Power Domains DUT Power Management monitors Supply drivers with source impedance and package parasitic SPICE Model VAMS Monitor Verilog Model VAMS Driver
5 VAMS vs SPICE Approach Power Management Accellera Systems Initiative 5
6 Power Management (Voltage Regulator Startup) Sensitive circuits such as bandgap, comparators, amplifiers demand high accuracy for simulation. Chances to catch many potential weakness in voltage startup of regulator increase with SPICE. Simulation Run Time is significantly less compared to clocking related analog modules. Accellera Systems Initiative 6
7 Power Management (Low Power State Machine) State machine can purely be modeled in VAMS/Verilog. SPICE view is not needed here because the modelling is mostly event based. Electrical events can be used for power mode transitions in the state machine. Accellera Systems Initiative 7
8 Defect Power Management (Mode Transition) A co-relation was observed between the Regulator discharge level and wake-up event. In this case, the wake-up occurred when the regulator output had discharged to 600mV. The regulator initially responds slowly, only to later cause an abrupt and massive inrush condition. This causes the 1.5V input high voltage supply to fall as low as 1.17V. This severe inrush condition wasn t seen at other discharge levels. Needed PMC IP design fix. Accellera Systems Initiative 8
9 Defect Power Management (Loading Impact) This is a classic case of instability of regulated voltage during mode transition. Transient loads on regulated supply may cause system level impact especially in multi regulator SoC. The vulnerability of the system under such condition can be seen accurately with SPICE views. Accellera Systems Initiative 9
10 Power Management (Current Consumption Checks) Accellera Systems Initiative 10
11 VAMS vs SPICE Data Converters Accellera Systems Initiative 11
12 ADC Static Performance The Data converter generally has variety of multiplexed input channels. There s a possibility of contention if more than one channel is ON at a time. Slow changing or static input voltages can be converted using VAMS view of ADC. Accellera Systems Initiative 12
13 ADC Dynamic Performance Restructured Sine Wave from Digitized Data 2000 Series SoC AMS simulation data Parameters such as Signal to Noise Ratio (SNR) and Total Harmonic Distortion(THD) need high accuracy simulation environment. Degradation in such ADC Dynamic performance due to incorrect sampling of data, clock frequency or noise can be caught with SPICE netlist of ADC Analog. Frequency Plot for SNR/THD Measurement Accellera Systems Initiative 13
14 VAMS vs SPICE Clocking Accellera Systems Initiative 14
15 Clocking Crystal oscillator(xosc) Classic Issue Crystal oscillators are highly sensitive blocks and their sensitivity is very difficult to model in VAMS. The oscillator is mainly sensitive to loop gain and any change in gain settings may lead to wrong output clock behavior. SPICE netlist will show the true behavior of oscillator under such circumstances. Accellera Systems Initiative 15
16 Clocking - PLLs Phase Locked Loop s (PLL) generally have different input clock sources. We should adopt a hybrid approach here to avoid unnecessary huge simulation run time. For example, only XOSC & PLL1 can have SPICE view s in one simulation and rest of the blocks can have VAMS views. This can be repeated for PLL2 & PLL3 as well. Accellera Systems Initiative 16
17 DDR Sub-system Overview Accellera Systems Initiative 17
18 DDR Protocol in AMS Simulation Accellera Systems Initiative 18
19 LCD Controller Sub-system Overview Accellera Systems Initiative 19
20 LCD Controller Defect Caught Accellera Systems Initiative 20
21 Conclusion SoC AMS Verification should use hybrid approach. Critical sensitive blocks must have a SPICE view where as static non sensitive blocks can have VAMS. Clocking & high speed subsystems are ideal for mixed approach with more inclination towards VAMS. More sensitive blocks such as Bandgap, Regulators need SPICE over VAMS. Ideal balance must be maintained for effective electrical coverage over SoC. Accellera Systems Initiative 21
22 Questions Finalize slide set with questions slide Accellera Systems Initiative 22
Atmel Norway 2005. XMEGA Introduction
Atmel Norway 005 XMEGA Introduction XMEGA XMEGA targets Leadership on Peripheral Performance Leadership in Low Power Consumption Extending AVR market reach XMEGA AVR family 44-100 pin packages 16K 51K
More informationINF4420 Introduction
INF4420 Introduction Spring 2012 Jørgen Andreas Michaelsen (jorgenam@ifi.uio.no) Outline Practical information about the course. Context (placing what we will learn in a larger context) Outline of the
More informationTiming Errors and Jitter
Timing Errors and Jitter Background Mike Story In a sampled (digital) system, samples have to be accurate in level and time. The digital system uses the two bits of information the signal was this big
More informationFREQUENCY RESPONSE ANALYZERS
FREQUENCY RESPONSE ANALYZERS Dynamic Response Analyzers Servo analyzers When you need to stabilize feedback loops to measure hardware characteristics to measure system response BAFCO, INC. 717 Mearns Road
More informationGlitch Free Frequency Shifting Simplifies Timing Design in Consumer Applications
Glitch Free Frequency Shifting Simplifies Timing Design in Consumer Applications System designers face significant design challenges in developing solutions to meet increasingly stringent performance and
More informationAndroid based Alcohol detection system using Bluetooth technology
For more Project details visit: http://www.projectsof8051.com/android-based-alcohol-detection-system-usingbluetooth-technology/ Code 1435 Project Title Android based Alcohol detection system using Bluetooth
More informationHello, and welcome to this presentation of the STM32L4 reset and clock controller.
Hello, and welcome to this presentation of the STM32L4 reset and clock controller. 1 The STM32L4 reset and clock controller manages system and peripheral clocks. STM32L4 devices embed three internal oscillators,
More informationAbstract. Cycle Domain Simulator for Phase-Locked Loops
Abstract Cycle Domain Simulator for Phase-Locked Loops Norman James December 1999 As computers become faster and more complex, clock synthesis becomes critical. Due to the relatively slower bus clocks
More informationComputer Aided Design of Home Medical Alert System
Computer Aided Design of Home Medical Alert System Submitted to The Engineering Honors Committee 119 Hitchcock Hall College of Engineering The Ohio State University Columbus, Ohio 43210 By Pei Chen Kan
More informationDAC Digital To Analog Converter
DAC Digital To Analog Converter DAC Digital To Analog Converter Highlights XMC4000 provides two digital to analog converters. Each can output one analog value. Additional multiple analog waves can be generated
More informationDEVELOPMENT OF DEVICES AND METHODS FOR PHASE AND AC LINEARITY MEASUREMENTS IN DIGITIZERS
DEVELOPMENT OF DEVICES AND METHODS FOR PHASE AND AC LINEARITY MEASUREMENTS IN DIGITIZERS U. Pogliano, B. Trinchera, G.C. Bosco and D. Serazio INRIM Istituto Nazionale di Ricerca Metrologica Torino (Italia)
More informationWireless Communication and RF System Design Using MATLAB and Simulink Giorgia Zucchelli Technical Marketing RF & Mixed-Signal
Wireless Communication and RF System Design Using MATLAB and Simulink Giorgia Zucchelli Technical Marketing RF & Mixed-Signal 2013 The MathWorks, Inc. 1 Outline of Today s Presentation Introduction to
More informationLoop Bandwidth and Clock Data Recovery (CDR) in Oscilloscope Measurements. Application Note 1304-6
Loop Bandwidth and Clock Data Recovery (CDR) in Oscilloscope Measurements Application Note 1304-6 Abstract Time domain measurements are only as accurate as the trigger signal used to acquire them. Often
More informationDepartment of Electrical and Computer Engineering Ben-Gurion University of the Negev. LAB 1 - Introduction to USRP
Department of Electrical and Computer Engineering Ben-Gurion University of the Negev LAB 1 - Introduction to USRP - 1-1 Introduction In this lab you will use software reconfigurable RF hardware from National
More informationOptimizing IP3 and ACPR Measurements
Optimizing IP3 and ACPR Measurements Table of Contents 1. Overview... 2 2. Theory of Intermodulation Distortion... 2 3. Optimizing IP3 Measurements... 4 4. Theory of Adjacent Channel Power Ratio... 9 5.
More informationLEVERAGING FPGA AND CPLD DIGITAL LOGIC TO IMPLEMENT ANALOG TO DIGITAL CONVERTERS
LEVERAGING FPGA AND CPLD DIGITAL LOGIC TO IMPLEMENT ANALOG TO DIGITAL CONVERTERS March 2010 Lattice Semiconductor 5555 Northeast Moore Ct. Hillsboro, Oregon 97124 USA Telephone: (503) 268-8000 www.latticesemi.com
More informationRF Network Analyzer Basics
RF Network Analyzer Basics A tutorial, information and overview about the basics of the RF Network Analyzer. What is a Network Analyzer and how to use them, to include the Scalar Network Analyzer (SNA),
More informationAnalog Devices Welcomes Hittite Microwave Corporation NO CONTENT ON THE ATTACHED DOCUMENT HAS CHANGED
Analog Devices Welcomes Hittite Microwave Corporation NO CONTENT ON THE ATTACHED DOCUMENT HAS CHANGED www.analog.com www.hittite.com THIS PAGE INTENTIONALLY LEFT BLANK v.113 Frequency Divider Operation
More informationConversion Between Analog and Digital Signals
ELET 3156 DL - Laboratory #6 Conversion Between Analog and Digital Signals There is no pre-lab work required for this experiment. However, be sure to read through the assignment completely prior to starting
More informationDigital to Analog Converter. Raghu Tumati
Digital to Analog Converter Raghu Tumati May 11, 2006 Contents 1) Introduction............................... 3 2) DAC types................................... 4 3) DAC Presented.............................
More informationMicro-Step Driving for Stepper Motors: A Case Study
Micro-Step Driving for Stepper Motors: A Case Study N. Sedaghati-Mokhtari Graduate Student, School of ECE, University of Tehran, Tehran, Iran n.sedaghati @ece.ut.ac.ir Abstract: In this paper, a case study
More informationSimple SDR Receiver. Looking for some hardware to learn about SDR? This project may be just what you need to explore this hot topic!
Michael Hightower, KF6SJ 13620 White Rock Station Rd, Poway, CA 92064; kf6sj@arrl.net Simple SDR Receiver Looking for some hardware to learn about SDR? This project may be just what you need to explore
More information1.1 Silicon on Insulator a brief Introduction
Table of Contents Preface Acknowledgements Chapter 1: Overview 1.1 Silicon on Insulator a brief Introduction 1.2 Circuits and SOI 1.3 Technology and SOI Chapter 2: SOI Materials 2.1 Silicon on Heteroepitaxial
More informationVCO K 0 /S K 0 is tho slope of the oscillator frequency to voltage characteristic in rads per sec. per volt.
Phase locked loop fundamentals The basic form of a phase locked loop (PLL) consists of a voltage controlled oscillator (VCO), a phase detector (PD), and a filter. In its more general form (Figure 1), the
More informationOptimizing VCO PLL Evaluations & PLL Synthesizer Designs
Optimizing VCO PLL Evaluations & PLL Synthesizer Designs Today s mobile communications systems demand higher communication quality, higher data rates, higher operation, and more channels per unit bandwidth.
More informationCLOCK AND SYNCHRONIZATION IN SYSTEM 6000
By Christian G. Frandsen Introduction This document will discuss the clock, synchronization and interface design of TC System 6000 and deal with several of the factors that must be considered when using
More informationApplication Report. 1 Introduction. 2 Resolution of an A-D Converter. 2.1 Signal-to-Noise Ratio (SNR) Harman Grewal... ABSTRACT
Application Report SLAA323 JULY 2006 Oversampling the ADC12 for Higher Resolution Harman Grewal... ABSTRACT This application report describes the theory of oversampling to achieve resolutions greater than
More informationSeries AMEPR30-AZ up to 2.5A AC-DC / DC-DC LED Driver / Converter
FEATURES: Click on Series name for product info on aimtec.com Models Single output Model Max Output Power (W) 1 AC-DC Constant Current or Constant Over temperature protection Voltage LED Driver Over current
More informationSignal Types and Terminations
Helping Customers Innovate, Improve & Grow Application Note Signal Types and Terminations Introduction., H, LV, Sinewave, Clipped Sinewave, TTL, PECL,,, CML Oscillators and frequency control devices come
More informationChapter 6: From Digital-to-Analog and Back Again
Chapter 6: From Digital-to-Analog and Back Again Overview Often the information you want to capture in an experiment originates in the laboratory as an analog voltage or a current. Sometimes you want to
More informationClocks Basics in 10 Minutes or Less. Edgar Pineda Field Applications Engineer Arrow Components Mexico
Clocks Basics in 10 Minutes or Less Edgar Pineda Field Applications Engineer Arrow Components Mexico Presentation Overview Introduction to Clocks Clock Functions Clock Parameters Common Applications Summary
More informationClocking Solutions. Wired Communications / Networking Wireless Communications Industrial Automotive Consumer Computing. ti.
ing Solutions Wired Communications / Networking Wireless Communications Industrial Automotive Consumer Computing ti.com/clocks 2014 Accelerate Time-to-Market with Easy-to-Use ing Solutions Texas Instruments
More informationSerial port interface for microcontroller embedded into integrated power meter
Serial port interface for microcontroller embedded into integrated power meter Mr. Borisav Jovanović, Prof. dr. Predrag Petković, Prof. dr. Milunka Damnjanović, Faculty of Electronic Engineering Nis, Serbia
More informationAVR127: Understanding ADC Parameters. Introduction. Features. Atmel 8-bit and 32-bit Microcontrollers APPLICATION NOTE
Atmel 8-bit and 32-bit Microcontrollers AVR127: Understanding ADC Parameters APPLICATION NOTE Introduction This application note explains the basic concepts of analog-to-digital converter (ADC) and the
More informationInterfacing Analog to Digital Data Converters
Converters In most of the cases, the PIO 8255 is used for interfacing the analog to digital converters with microprocessor. We have already studied 8255 interfacing with 8086 as an I/O port, in previous
More informationAlpha CPU and Clock Design Evolution
Alpha CPU and Clock Design Evolution This lecture uses two papers that discuss the evolution of the Alpha CPU and clocking strategy over three CPU generations Gronowski, Paul E., et.al., High Performance
More informationProgrammable Single-/Dual-/Triple- Tone Gong SAE 800
Programmable Single-/Dual-/Triple- Tone Gong Preliminary Data SAE 800 Bipolar IC Features Supply voltage range 2.8 V to 18 V Few external components (no electrolytic capacitor) 1 tone, 2 tones, 3 tones
More informationStarRC Custom: Next-Generation Modeling and Extraction Solution for Custom IC Designs
White Paper StarRC Custom: Next-Generation Modeling and Extraction Solution for Custom IC Designs May 2010 Krishnakumar Sundaresan Principal Engineer and CAE Manager, Synopsys Inc Executive Summary IC
More informationFRAUNHOFER INSTITUTE FOR INTEg RATEd CIRCUITS IIS. drm TesT equipment
FRAUNHOFER INSTITUTE FOR INTEg RATEd CIRCUITS IIS drm TesT equipment dt230 playback of drm signals recording of drm signals channel simulation receiver performance analysis real-time modulation Architecture
More informationConstructing a precision SWR meter and antenna analyzer. Mike Brink HNF, Design Technologist.
Constructing a precision SWR meter and antenna analyzer. Mike Brink HNF, Design Technologist. Abstract. I have been asked to put together a detailed article on a SWR meter. In this article I will deal
More informationPower Delivery Network (PDN) Analysis
Power Delivery Network (PDN) Analysis Edoardo Genovese Importance of PDN Design Ensure clean power Power Deliver Network (PDN) Signal Integrity EMC Limit Power Delivery Network (PDN) VRM Bulk caps MB caps
More informationJitter Transfer Functions in Minutes
Jitter Transfer Functions in Minutes In this paper, we use the SV1C Personalized SerDes Tester to rapidly develop and execute PLL Jitter transfer function measurements. We leverage the integrated nature
More informationTitle: Low EMI Spread Spectrum Clock Oscillators
Title: Low EMI oscillators Date: March 3, 24 TN No.: TN-2 Page 1 of 1 Background Title: Low EMI Spread Spectrum Clock Oscillators Traditional ways of dealing with EMI (Electronic Magnetic Interference)
More informationIsolated AC Sine Wave Input 3B42 / 3B43 / 3B44 FEATURES APPLICATIONS PRODUCT OVERVIEW FUNCTIONAL BLOCK DIAGRAM
Isolated AC Sine Wave Input 3B42 / 3B43 / 3B44 FEATURES AC averaging technique used to rectify, amplify, and filter 50 Hz to 400 Hz sine-wave signals. Accepts inputs of between 20 mv to 550 V rms to give
More informationb 1 is the most significant bit (MSB) The MSB is the bit that has the most (largest) influence on the analog output
CMOS Analog IC Design - Chapter 10 Page 10.0-5 BLOCK DIAGRAM OF A DIGITAL-ANALOG CONVERTER b 1 is the most significant bit (MSB) The MSB is the bit that has the most (largest) influence on the analog output
More informationOPERATIONAL AMPLIFIERS. o/p
OPERATIONAL AMPLIFIERS 1. If the input to the circuit of figure is a sine wave the output will be i/p o/p a. A half wave rectified sine wave b. A fullwave rectified sine wave c. A triangular wave d. A
More informationGCLK (Generic Clock Management) PM (Power Management) SYSCTRL (Clock Source Control) The following devices can use this module:
APPLICATION NOTE AT03259: SAM System Clock Management Driver (SYSTEM CLOCK) ASF PROGRAMMERS MANUAL SAM System Clock Management Driver (SYSTEM CLOCK) This driver for Atmel SMART SAM devices provides an
More informationA/D Converter based on Binary Search Algorithm
École Polytechnique Fédérale de Lausanne Politecnico di Torino Institut National Polytechnique de Grenoble Master s degree in Micro and Nano Technologies for Integrated Systems Master s Thesis A/D Converter
More informationSection 3. Sensor to ADC Design Example
Section 3 Sensor to ADC Design Example 3-1 This section describes the design of a sensor to ADC system. The sensor measures temperature, and the measurement is interfaced into an ADC selected by the systems
More informationThe Effective Number of Bits (ENOB) of my R&S Digital Oscilloscope Technical Paper
The Effective Number of Bits (ENOB) of my R&S Digital Oscilloscope Technical Paper Products: R&S RTO1012 R&S RTO1014 R&S RTO1022 R&S RTO1024 This technical paper provides an introduction to the signal
More informationUnderstand the effects of clock jitter and phase noise on sampled systems A s higher resolution data converters that can
designfeature By Brad Brannon, Analog Devices Inc MUCH OF YOUR SYSTEM S PERFORMANCE DEPENDS ON JITTER SPECIFICATIONS, SO CAREFUL ASSESSMENT IS CRITICAL. Understand the effects of clock jitter and phase
More informationAND9035/D. BELASIGNA 250 and 300 for Low-Bandwidth Applications APPLICATION NOTE
BELASIGNA 250 and 300 for Low-Bandwidth Applications APPLICATION NOTE Introduction This application note describes the use of BELASIGNA 250 and BELASIGNA 300 in low bandwidth applications. The intended
More informationSTM32L. Ultra-low-power Cortex -M3 devices
STM32L Ultra-low-power Cortex -M3 devices STM32L press release STM32L 32- to 128-Kbyte products are entering full production 2 nd half March 2011 Part of industry s largest ARM Cortex -M 32-bit microcontroller
More informationSimplifying System Design Using the CS4350 PLL DAC
Simplifying System Design Using the CS4350 PLL 1. INTRODUCTION Typical Digital to Analog Converters (s) require a high-speed Master Clock to clock their digital filters and modulators, as well as some
More informationEEM870 Embedded System and Experiment Lecture 1: SoC Design Overview
EEM870 Embedded System and Experiment Lecture 1: SoC Design Overview Wen-Yen Lin, Ph.D. Department of Electrical Engineering Chang Gung University Email: wylin@mail.cgu.edu.tw Feb. 2013 Course Overview
More informationSignal Processing in So.ware and Electric Field Sensing
Signal Processing in So.ware and Electric Field Sensing CSE 466: So.ware for Embedded Systems Winter 2009 B. Mayton University of Washington CSE & Intel Research SeaMle CSE
More informationFrequently Asked Questions
Frequently Asked Questions Wire and Installation What kind of wire to use with SC&T Twisted Pair Transmission products? Use UTP (unshielded twisted pair) CAT 5 24 AWG (or over) to have the best transmission
More informationQAM Demodulation. Performance Conclusion. o o o o o. (Nyquist shaping, Clock & Carrier Recovery, AGC, Adaptive Equaliser) o o. Wireless Communications
0 QAM Demodulation o o o o o Application area What is QAM? What are QAM Demodulation Functions? General block diagram of QAM demodulator Explanation of the main function (Nyquist shaping, Clock & Carrier
More informationAnalog Signal Conditioning
Analog Signal Conditioning Analog and Digital Electronics Electronics Digital Electronics Analog Electronics 2 Analog Electronics Analog Electronics Operational Amplifiers Transistors TRIAC 741 LF351 TL084
More informationECONseries Low Cost USB DAQ
ECONseries Low Cost USB Data Acquisition Modules ECONseries Low Cost USB DAQ The ECONseries is a flexible yet economical series of multifunction data acquisition modules. You choose the number of analog
More informationDigital vs. Analog Volume Controls
Digital vs. Analog Volume Controls October 2011 AMM ESS 10/11 Summary of this Presentation In a Digital Audio System what is the trade-off between using a digital or an analog volume control? To answer
More informationAnalog signals are those which are naturally occurring. Any analog signal can be converted to a digital signal.
3.3 Analog to Digital Conversion (ADC) Analog signals are those which are naturally occurring. Any analog signal can be converted to a digital signal. 1 3.3 Analog to Digital Conversion (ADC) WCB/McGraw-Hill
More informationHT46R14A Single Phase AC Induction Motor Frequency Converter Application
HT46R14A Single Phase AC Induction Motor Frequency Converter Application D/N:HA0095E Introductions Initially the main reason for using frequency conversion technology was for speed control, however to
More informationSentinel-SSO: Full DDR-Bank Power and Signal Integrity. Design Automation Conference 2014
Sentinel-SSO: Full DDR-Bank Power and Signal Integrity Design Automation Conference 2014 1 Requirements for I/O DDR SSO Analysis Modeling Package and board I/O circuit and layout PI + SI feedback Tool
More informationHow To Use A Sound Card With A Subsonic Sound Card
!"## $#!%!"# &"#' ( "#' )*! #+ #,# "##!$ -+./0 1" 1! 2"# # -&1!"#" (2345-&1 #$6.7 -&89$## ' 6! #* #!"#" +" 1##6$ "#+# #-& :1# # $ #$#;1)+#1#+
More informationClocking. Figure by MIT OCW. 6.884 - Spring 2005 2/18/05 L06 Clocks 1
ing Figure by MIT OCW. 6.884 - Spring 2005 2/18/05 L06 s 1 Why s and Storage Elements? Inputs Combinational Logic Outputs Want to reuse combinational logic from cycle to cycle 6.884 - Spring 2005 2/18/05
More informationDDX 7000 & 8003. Digital Partial Discharge Detectors FEATURES APPLICATIONS
DDX 7000 & 8003 Digital Partial Discharge Detectors The HAEFELY HIPOTRONICS DDX Digital Partial Discharge Detector offers the high accuracy and flexibility of digital technology, plus the real-time display
More informationQsys and IP Core Integration
Qsys and IP Core Integration Prof. David Lariviere Columbia University Spring 2014 Overview What are IP Cores? Altera Design Tools for using and integrating IP Cores Overview of various IP Core Interconnect
More information24-Bit Analog-to-Digital Converter (ADC) for Weigh Scales FEATURES S8550 VFB. Analog Supply Regulator. Input MUX. 24-bit Σ ADC. PGA Gain = 32, 64, 128
24-Bit Analog-to-Digital Converter (ADC) for Weigh Scales DESCRIPTION Based on Avia Semiconductor s patented technology, HX711 is a precision 24-bit analogto-digital converter (ADC) designed for weigh
More informationLaboratory 4: Feedback and Compensation
Laboratory 4: Feedback and Compensation To be performed during Week 9 (Oct. 20-24) and Week 10 (Oct. 27-31) Due Week 11 (Nov. 3-7) 1 Pre-Lab This Pre-Lab should be completed before attending your regular
More informationMICROPHONE SPECIFICATIONS EXPLAINED
Application Note AN-1112 MICROPHONE SPECIFICATIONS EXPLAINED INTRODUCTION A MEMS microphone IC is unique among InvenSense, Inc., products in that its input is an acoustic pressure wave. For this reason,
More informationW a d i a D i g i t a l
Wadia Decoding Computer Overview A Definition What is a Decoding Computer? The Wadia Decoding Computer is a small form factor digital-to-analog converter with digital pre-amplifier capabilities. It is
More informationVCO Phase noise. Characterizing Phase Noise
VCO Phase noise Characterizing Phase Noise The term phase noise is widely used for describing short term random frequency fluctuations of a signal. Frequency stability is a measure of the degree to which
More informationDesign of an Insulin Pump. Purpose of an Insulin Pump:
Design of an Insulin Pump Purpose of an Insulin Pump: Insulin is a hormone central to regulating carbohydrate and fat metabolism in the body. It is secreted regularly within the body and aids in converting
More informationReducing EMI and Improving Signal Integrity Using Spread Spectrum Clocking
Reducing EMI and Improving Signal Integrity Using Spread Spectrum Clocking Electromagnetic interference (EMI), once the exclusive concern of equipment designers working with high-speed signals, is no longer
More informationTemperature Sensors. Resistance Temperature Detectors (RTDs) Thermistors IC Temperature Sensors
Temperature Sensors Resistance Temperature Detectors (RTDs) Thermistors IC Temperature Sensors Drew Gilliam GE/MfgE 330: Introduction to Mechatronics 03.19.2003 Introduction There are a wide variety of
More informationDESIGN OF MIXED SIGNAL CIRCUITS AND SYSTEMS FOR WIRELESS APPLICATIONS
DESIGN OF MIXED SIGNAL CIRCUITS AND SYSTEMS FOR WIRELESS APPLICATIONS Vladimir LANTSOV Computer Engineering Department, Vladimir State University, Gorky Street, 87, 600026, VLADIMIR, Russia, phone: +7
More informationADS9850 Signal Generator Module
1. Introduction ADS9850 Signal Generator Module This module described here is based on ADS9850, a CMOS, 125MHz, and Complete DDS Synthesizer. The AD9850 is a highly integrated device that uses advanced
More information11. High-Speed Differential Interfaces in Cyclone II Devices
11. High-Speed Differential Interfaces in Cyclone II Devices CII51011-2.2 Introduction From high-speed backplane applications to high-end switch boxes, low-voltage differential signaling (LVDS) is the
More informationNon-Data Aided Carrier Offset Compensation for SDR Implementation
Non-Data Aided Carrier Offset Compensation for SDR Implementation Anders Riis Jensen 1, Niels Terp Kjeldgaard Jørgensen 1 Kim Laugesen 1, Yannick Le Moullec 1,2 1 Department of Electronic Systems, 2 Center
More informationUTBB-FDSOI 28nm : RF Ultra Low Power technology for IoT
UTBB-FDSOI 28nm : RF Ultra Low Power technology for IoT International Forum on FDSOI IC Design B. Martineau www.cea.fr Cliquez pour modifier le style du Outline titre Introduction UTBB-FDSOI 28nm for RF
More informationTamura Closed Loop Hall Effect Current Sensors
Tamura Closed Loop Hall Effect Current Sensors AC, DC, & Complex Currents Galvanic Isolation Fast Response Wide Frequency Bandwidth Quality & Reliability RoHs Compliance Closed Loop Hall Effect Sensors
More information71M6521 Energy Meter IC. Real Time Clock Compensation. The Challenge. The RTC in the 71M6521D/F. Theory of Operation APPLICATION NOTE
71M6521 Energy Meter IC A Maxim Integrated Products Brand APPLICATION NOTE AN_6521_035 MAY 2007 This document describes how to use software to compensate the real time clock (RTC) in Teridian meter chips.
More informationObjective. Testing Principle. Types of Testing. Characterization Test. Verification Testing. VLSI Design Verification and Testing.
VLSI Design Verification and Testing Objective VLSI Testing Mohammad Tehranipoor Electrical and Computer Engineering University of Connecticut Need to understand Types of tests performed at different stages
More informationGalleon 6-10K Online UPS. Voltronic Power Technology Corporation
Galleon 6-10K Online UPS Voltronic Power Technology Corporation Features Galleon online UPS series delivers optimal power quality, provides superior power management, resolves utility power protection
More informationNote monitors controlled by analog signals CRT monitors are controlled by analog voltage. i. e. the level of analog signal delivered through the
DVI Interface The outline: The reasons for digital interface of a monitor the transfer from VGA to DVI. DVI v. analog interface. The principles of LCD control through DVI interface. The link between DVI
More informationAMIS-52150. Low power Transceiver with Clock and Data Recovery
AMIS-52150 Low power Transceiver with Clock and Data Recovery Introduction The AMIS 52150 is a cost-effective, ultra-low power single-chip wireless transceiver. It combines the proven Amplitude Shift Key/On-Off
More informationRF Measurements Using a Modular Digitizer
RF Measurements Using a Modular Digitizer Modern modular digitizers, like the Spectrum M4i series PCIe digitizers, offer greater bandwidth and higher resolution at any given bandwidth than ever before.
More informationIBIS for SSO Analysis
IBIS for SSO Analysis Asian IBIS Summit, November 15, 2010 (Presented previously at Asian IBIS Summits, Nov. 9 & 12, 2010) Haisan Wang Joshua Luo Jack Lin Zhangmin Zhong Contents Traditional I/O SSO Analysis
More informationABCs of ADCs. Analog-to-Digital Converter Basics. Nicholas Gray Data Conversion Systems Staff Applications Engineer
ABCs of ADCs Analog-to-Digital Converter Basics Nicholas Gray Data Conversion Systems Staff Applications Engineer November 24, 2003 Corrected August 13, 2004 Additional Corrections June 27, 2006 1 Agenda
More informationa leap ahead in analog
EMV Contactless Payment Systems based on AS3911 Overview and System Simulations Giuliano Manzi, PhD Mannheim, May 23 25, 2012 CST EUROPEAN USER CONFERENCE 2012 a leap ahead in analog OUTLINE AS3911 OVERVIEW
More informationJosé A. Cobos, Pedro Alou Centro de Electrónica Industrial (CEI)
José A. Cobos, Pedro Alou Centro de (CEI) Universidad Politécnica de Madrid www.cei.upm.es September 2008 Outline Motivation Cout, Current & voltage steps Optimal time control Analog implementations V
More informationApplication Note: Spread Spectrum Oscillators Reduce EMI for High Speed Digital Systems
Application Note: Spread Spectrum Oscillators Reduce EMI for High Speed Digital Systems Introduction to Electro-magnetic Interference Design engineers seek to minimize harmful interference between components,
More informationPAC52XX Clock Control Firmware Design
APPLICATION NOTE PAC52XX Clock Control Firmware Design TM Marc Sousa Senior Manager, Systems and Firmware www.active-semi.com Copyright 2014 Active-Semi, Inc. TABLE OF CONTENTS APPLICATION NOTE... 1 Table
More informationARM Webinar series. ARM Based SoC. Abey Thomas
ARM Webinar series ARM Based SoC Verification Abey Thomas Agenda About ARM and ARM IP ARM based SoC Verification challenges Verification planning and strategy IP Connectivity verification Performance verification
More informationSystem-on. on-chip Design Flow. Prof. Jouni Tomberg Tampere University of Technology Institute of Digital and Computer Systems. jouni.tomberg@tut.
System-on on-chip Design Flow Prof. Jouni Tomberg Tampere University of Technology Institute of Digital and Computer Systems jouni.tomberg@tut.fi 26.03.2003 Jouni Tomberg / TUT 1 SoC - How and with whom?
More informationSoftware Real Time Clock Implementation on MC9S08LG32
Freescale Semiconductor Document Number: AN4478 Rev. 0, 03/2012 Software Real Time Clock Implementation on MC9S08LG32 by: Nitin Gupta Automotive and Industrial Solutions Group 1 Introduction The MC9S08LG32
More informationDDX 7000 & 8003. Digital Partial Discharge Detectors FEATURES APPLICATIONS
DDX 7000 & 8003 Digital Partial Discharge Detectors The HAEFELY HIPOTRONICS DDX Digital Partial Discharge Detector offers the high accuracy and flexibility of digital technology, plus the real-time display
More informationLM 358 Op Amp. If you have small signals and need a more useful reading we could amplify it using the op amp, this is commonly used in sensors.
LM 358 Op Amp S k i l l L e v e l : I n t e r m e d i a t e OVERVIEW The LM 358 is a duel single supply operational amplifier. As it is a single supply it eliminates the need for a duel power supply, thus
More informationIntroduction to Functional Verification. Niels Burkhardt
Introduction to Functional Verification Overview Verification issues Verification technologies Verification approaches Universal Verification Methodology Conclusion Functional Verification issues Hardware
More information