2B1459 System-on-Chip Applications (5CU/7.5ECTS) Course Number for Graduate Students (2B5476, 4CU)

Size: px
Start display at page:

Download "2B1459 System-on-Chip Applications (5CU/7.5ECTS) Course Number for Graduate Students (2B5476, 4CU)"

Transcription

1 2B1459 System-on-Chip Applications (5CU/7.5ECTS) Course Number for Graduate Students (2B5476, 4CU) Course Coordinator: Dr. Li-Rong Zheng Laboratory of Electronics and Computer Systems Royal Institute of Technology (KTH) Electrum 229, SE Stockholm, Sweden phone: KTH/LECS/ Li-Rong Zheng 1 Course Description: This advanced course has a varying contents being adapted each year to selected state of the art topics of System-on-Chip design. This is a seminar type of course with focus from different SoC topics. The course aims to provide students a front-line view of system-on-chip research, develop and applications; to prepare students for an advanced engineer career or Ph.D. studies in these fields. Intended students are: SoC master students New Ph.D. students in related area Industrial R & D Engineers in SoC KTH/LECS/ Li-Rong Zheng 2

2 What do we expect after the course? Can integrate all knowledge you have learnt from SoC program, and use these knowledge in a more sophisticated industry practice. Have a broad view on state-of-the-art SoC application and development: What is done, what is not solved, and what is the future trends. Others: Skills for a technique presentation Skills for writing a technique report KTH/LECS/ Li-Rong Zheng 3 History of the course 2002: Advanced Analog Circuits in SoC and Networks-on-a-Chip 2003: Networks-on-a-Chip (NoC Course in Collaboration with EU-ITS SoC-Mobinet) 2004: SoC Applications and Advanced SoC Enablers 2005: SoC Application and Advanced SoC Enablers 2006: SoC Application and Advanced SoC Enablers Experience from previous years: 1. Excellent topics/seminars, but teachers are too dynamic. 2. Also cost is high (guest teachers traveling, managment etc) 3. Difficult to grades, too many copied texts in project KTH requires new design of the course: 1. Fixed teachers and relative fixed contents 2. Focus on knowledge integration and SoC application 3. Reflect advances in industry practice 4. Upgrade to 5CU from 2006 (2B1458) KTH/LECS/ Li-Rong Zheng 4

3 Course Outline - Lectures Introduction to Course Lecture 1: SoC Trends and Advanced SoC Enablers (Li-Rong Zheng) Lecture 2: Challenges of Deep Submicron Effects in SoC Design (Li-Rong Zheng) Lecture 3: Mixed-Signal Design Challenges in SoC (Li-Rong Zheng) Lecture 4: Platform-Based SoC Design for NoC (Jian Liu) Lecture 5: RFID Technology and Wireless Sensors (Li-Rong Zheng) Lecture 6-7: Student Presentations (present by you!) Lecture 8-11: Advanced RF Design in Nanometer CMOS Given by Mats Carlsson, Catena Wireless Electronics AB KTH/LECS/ Li-Rong Zheng 5 Course Outline Student Presentations Student Presentations You are also the contributors/teachers to this course! Knowledge exchange, trainings on literature search, presentation skills, technique report Time 1: Lecture 6, April 24, 9-12, 531 (highly recommended date). Time 2: Lecture 7, April 26, 9-12, 531 (all should finish this date). 10 mins presentation ( 8 mins presentation, 1-2 min discussions) Flexible topic in SoC applications and advanced enablers Literature reading from IEEE Database (ISSCC, ASIC/SoC, DAC, DATE, ISCAS, ICCAD, CICC, and ESSCIRC; IEEE Trans. on VLSI, IEEE Journal of Solid-State Circuits, IEEE Trans CAS etc.) Intensive reading ~10 most relevant papers in that topic. Extensive reading papers pages of slides: 1. Your name, title of your topic, 2. Motivation of the problem/topic, 6-8 pages on State-of-the-art of the topic, trends) KTH/LECS/ Li-Rong Zheng 6

4 Course Literature No Course Book. Only Seminars. Lecture Notes are Distributed by the Teachers Mostly will be available on Course Website; if not, hardcopies will be available if not available from web Literatures are from KTH Library: IEEE Xplore, Patent Database Course web: imit.kth.se/courses/2b1458 KTH/LECS/ Li-Rong Zheng 7 Course Format A series of seminars on different topics (lectures) Assignment of home reading Read relevant literatures and select a special topic Write a report on a selected focus (exam/project) Final Grades: Attend 70% of the first 10 lectures (weighted 30% in final grade) (First 10 Lectures, 70%=3, 80%=4, 90%=5) Note: If you cannot attend the lecture, you can compensate it by selecting the topic of your presentation or project in that missed lecture (i.e. you can maximally compensate two missed lectures, one by presentation, one by report). Presentation (20% in final grade), (Grade = average from 2-3 evaluators) Assignment HW (20% in Final Grade) (50%=3, 70%=4, 85%=5) Final report (30% in final grade). (Grade =average from 3 evaluators) Report to Ladok: ANN1 (Lecture), PRO1 (Presentation), TEN1 (HW + report), Slutbet KTH/LECS/ Li-Rong Zheng 8

5 Your Focused Topics for Presentation Could be anything in relation with SoC applications and SoC Enablers, for example: Technology scaling and its impact on on-chip communication network. NoC topologies and on chip communication Issues in NoC IP Protection Issues for IP-cores in SoC Design IP-reuse issues in SoC Design SoC bus and interface issues for IP cores Fault tolerance in SoC NoC operating systems A survey of embedded software in SoC Clock distribution challenges for future SoC Memory architecture and organization in SoC SoC Test Challenges, SoC Verification Challenges Platform-based design for SoC Network processor in NoC Single chip radio in SoC Low power issues in SoC design SoC versus SoP Nano-SoC.and propose your own topics/ideas related with important issues in SoC. KTH/LECS/ Li-Rong Zheng 9 About Final Report Topic: Basically the same topic as in your presentation (unless you have 2 missed-lectures, indicate). Each student should work on one topic. Format: Standard IEEE Conference format. Template will be available from course web site. (Abstract, Introduction, Main Contents, Summary, References) Length: 6-10 Pages. (Do not copy from others/literatures ) Deadline: June 1, 2007, 17:00. The black box outside LECS or (with 2B1459 report as subject). One submission only. Final Grading: It may take longer time than other examination. (Approximate 30 working days ) Criteria for Grading: Interest of the topic, well structures report, good overview with enough references, reasonable predictions and trends analysis, clear summary or conclusion, good quality of figures/pictures, sound grammar/english. KTH/LECS/ Li-Rong Zheng 10

6 Other Information Course Coordinator: Dr. Li-Rong Zheng ( Tel: ) Administrator: Gunnar Johansson Tel Assistants: Jian Liu Course web page (for updated information) KTH/LECS/ Li-Rong Zheng 11

EEM870 Embedded System and Experiment Lecture 1: SoC Design Overview

EEM870 Embedded System and Experiment Lecture 1: SoC Design Overview EEM870 Embedded System and Experiment Lecture 1: SoC Design Overview Wen-Yen Lin, Ph.D. Department of Electrical Engineering Chang Gung University Email: wylin@mail.cgu.edu.tw Feb. 2013 Course Overview

More information

Academic Course Description

Academic Course Description Academic Course Description Course (catalog) description: IP cores and application specific design is becoming the order of the day. Because of usefulness of this for both VLSI and embedded students this

More information

Intel Labs at ISSCC 2012. Copyright Intel Corporation 2012

Intel Labs at ISSCC 2012. Copyright Intel Corporation 2012 Intel Labs at ISSCC 2012 Copyright Intel Corporation 2012 Intel Labs ISSCC 2012 Highlights 1. Efficient Computing Research: Making the most of every milliwatt to make computing greener and more scalable

More information

Curriculum for a Master s Degree in ECE with focus on Mixed Signal SOC Design

Curriculum for a Master s Degree in ECE with focus on Mixed Signal SOC Design Curriculum for a Master s Degree in ECE with focus on Mixed Signal SOC Design Department of Electrical and Computer Engineering Overview The VLSI Design program is part of two tracks in the department:

More information

A New Programmable RF System for System-on-Chip Applications

A New Programmable RF System for System-on-Chip Applications Vol. 6, o., April, 011 A ew Programmable RF System for System-on-Chip Applications Jee-Youl Ryu 1, Sung-Woo Kim 1, Jung-Hun Lee 1, Seung-Hun Park 1, and Deock-Ho Ha 1 1 Dept. of Information and Communications

More information

7a. System-on-chip design and prototyping platforms

7a. System-on-chip design and prototyping platforms 7a. System-on-chip design and prototyping platforms Labros Bisdounis, Ph.D. Department of Computer and Communication Engineering 1 What is System-on-Chip (SoC)? System-on-chip is an integrated circuit

More information

INTERCONNECT-CENTRIC DESIGN FOR ADVANCED SOC AND NOC

INTERCONNECT-CENTRIC DESIGN FOR ADVANCED SOC AND NOC INTERCONNECT-CENTRIC DESIGN FOR ADVANCED SOC AND NOC Interconnect-Centric Design for Advanced SoC and NoC Edited by Jari Nurmi Tampere University of Technology, Finland Hannu Tenhunen Royal Institute of

More information

PLL DESIGN AND CLOCK/FREQUENCY GENERATION (PLL 设 计 与 时 钟 / 频 率 产 生 ) Woogeun Rhee Institute of Microelectronics Tsinghua University

PLL DESIGN AND CLOCK/FREQUENCY GENERATION (PLL 设 计 与 时 钟 / 频 率 产 生 ) Woogeun Rhee Institute of Microelectronics Tsinghua University PLL DESIGN AND CLOCK/FREQUENCY GENERATION (PLL 设 计 与 时 钟 / 频 率 产 生 ) Woogeun Rhee Institute of Microelectronics Tsinghua University Course Objective This course gives insights into phase-locked clocking

More information

imtech Curriculum Presentation

imtech Curriculum Presentation imtech Curriculum Presentation Effective from Batch 2015 Onwards April, 2015 Course Structure Every course has a fixed number of credits associated with it (e.g., 4 credits) One has to earn 200 credits

More information

NATIONAL SUN YAT-SEN UNIVERSITY

NATIONAL SUN YAT-SEN UNIVERSITY NATIONAL SUN YAT-SEN UNIVERSITY Department of Electrical Engineering (Master s Degree, Doctoral Program Course, International Master's Program in Electric Power Engineering) Course Structure Course Structures

More information

MsC in Advanced Electronics Systems Engineering

MsC in Advanced Electronics Systems Engineering MsC in Advanced Electronics Systems Engineering 1 2 General overview Location: Dijon, University of Burgundy, France Tuition Fees : 475 / year Course Language: English Course duration: 1 year Level: Second

More information

On-Chip Communications Network Report

On-Chip Communications Network Report On-Chip Communications Network Report ABSTRACT This report covers the results of an independent, blind worldwide survey covering on-chip communications networks (OCCN), defined as is the entire interconnect

More information

Power Reduction Techniques in the SoC Clock Network. Clock Power

Power Reduction Techniques in the SoC Clock Network. Clock Power Power Reduction Techniques in the SoC Network Low Power Design for SoCs ASIC Tutorial SoC.1 Power Why clock power is important/large» Generally the signal with the highest frequency» Typically drives a

More information

Multiprocessor System-on-Chip

Multiprocessor System-on-Chip http://www.artistembedded.org/fp6/ ARTIST Workshop at DATE 06 W4: Design Issues in Distributed, CommunicationCentric Systems Modelling Networked Embedded Systems: From MPSoC to Sensor Networks Jan Madsen

More information

230667 - SCPD - System on Chip Physical Design

230667 - SCPD - System on Chip Physical Design Coordinating unit: Teaching unit: Academic year: Degree: ECTS credits: 2015 230 - ETSETB - Barcelona School of Telecommunications Engineering 710 - EEL - Department of Electronic Engineering DEGREE IN

More information

Introduction to System-on-Chip

Introduction to System-on-Chip Introduction to System-on-Chip COE838: Systems-on-Chip Design http://www.ee.ryerson.ca/~courses/coe838/ Dr. Gul N. Khan http://www.ee.ryerson.ca/~gnkhan Electrical and Computer Engineering Ryerson University

More information

Industrial Challenges of Analog Design in Deep Submicron Process Technologies

Industrial Challenges of Analog Design in Deep Submicron Process Technologies TUTORIALS Tutorial #1 Industrial Challenges of Analog Design in Deep Submicron Process Technologies Designing analog circuits on deep sub-micron process technologies (32, 22, 14, 10, 7, 5 nm) has its own

More information

SRAM Scaling Limit: Its Circuit & Architecture Solutions

SRAM Scaling Limit: Its Circuit & Architecture Solutions SRAM Scaling Limit: Its Circuit & Architecture Solutions Nam Sung Kim, Ph.D. Assistant Professor Department of Electrical and Computer Engineering University of Wisconsin - Madison SRAM VCC min Challenges

More information

ESE 50 ISE 10 ESE - 50 20 - - 4 2 ISE -

ESE 50 ISE 10 ESE - 50 20 - - 4 2 ISE - Second Year B.Tech. Program in Electronics Semester I 1MA 203 201 202 203 204 252 253 Applied Mathematics III Circuits Theory L T P Credits Scheme Theory Marks Practical Marks -- Data Structures and Algorithms

More information

INF4420 Introduction

INF4420 Introduction INF4420 Introduction Spring 2012 Jørgen Andreas Michaelsen (jorgenam@ifi.uio.no) Outline Practical information about the course. Context (placing what we will learn in a larger context) Outline of the

More information

ELEC 5260/6260/6266 Embedded Computing Systems

ELEC 5260/6260/6266 Embedded Computing Systems ELEC 5260/6260/6266 Embedded Computing Systems Spring 2016 Victor P. Nelson Text: Computers as Components, 3 rd Edition Prof. Marilyn Wolf (Georgia Tech) Course Topics Embedded system design & modeling

More information

Lesson 7: SYSTEM-ON. SoC) AND USE OF VLSI CIRCUIT DESIGN TECHNOLOGY. Chapter-1L07: "Embedded Systems - ", Raj Kamal, Publs.: McGraw-Hill Education

Lesson 7: SYSTEM-ON. SoC) AND USE OF VLSI CIRCUIT DESIGN TECHNOLOGY. Chapter-1L07: Embedded Systems - , Raj Kamal, Publs.: McGraw-Hill Education Lesson 7: SYSTEM-ON ON-CHIP (SoC( SoC) AND USE OF VLSI CIRCUIT DESIGN TECHNOLOGY 1 VLSI chip Integration of high-level components Possess gate-level sophistication in circuits above that of the counter,

More information

Systems on Chip Design

Systems on Chip Design Systems on Chip Design College: Engineering Department: Electrical First: Course Definition, a Summary: 1 Course Code: EE 19 Units: 3 credit hrs 3 Level: 3 rd 4 Prerequisite: Basic knowledge of microprocessor/microcontroller

More information

How To Design A Single Chip System Bus (Amba) For A Single Threaded Microprocessor (Mma) (I386) (Mmb) (Microprocessor) (Ai) (Bower) (Dmi) (Dual

How To Design A Single Chip System Bus (Amba) For A Single Threaded Microprocessor (Mma) (I386) (Mmb) (Microprocessor) (Ai) (Bower) (Dmi) (Dual Architetture di bus per System-On On-Chip Massimo Bocchi Corso di Architettura dei Sistemi Integrati A.A. 2002/2003 System-on on-chip motivations 400 300 200 100 0 19971999 2001 2003 2005 2007 2009 Transistors

More information

Testing of Digital System-on- Chip (SoC)

Testing of Digital System-on- Chip (SoC) Testing of Digital System-on- Chip (SoC) 1 Outline of the Talk Introduction to system-on-chip (SoC) design Approaches to SoC design SoC test requirements and challenges Core test wrapper P1500 core test

More information

Architectural Level Power Consumption of Network on Chip. Presenter: YUAN Zheng

Architectural Level Power Consumption of Network on Chip. Presenter: YUAN Zheng Architectural Level Power Consumption of Network Presenter: YUAN Zheng Why Architectural Low Power Design? High-speed and large volume communication among different parts on a chip Problem: Power consumption

More information

Concept Engineering Adds JavaScript-based Web Capabilities to Nlview at DAC 2016

Concept Engineering Adds JavaScript-based Web Capabilities to Nlview at DAC 2016 KAL - Large IP Cores: Memory Controllers: SD/SDIO 2.0/3.0 Controller SDRAM Controller DDR/DDR2/DDR3 SDRAM Controller NAND Flash Controller Flash/EEPROM/SRAM Controller Dear , Concept Engineering

More information

Wireless Microcontrollers for Environment Management, Asset Tracking and Consumer. October 2009

Wireless Microcontrollers for Environment Management, Asset Tracking and Consumer. October 2009 Wireless Microcontrollers for Environment Management, Asset Tracking and Consumer October 2009 Jennic highlights Jennic is a fabless semiconductor company providing Wireless Microcontrollers to high-growth

More information

on-chip and Embedded Software Perspectives and Needs

on-chip and Embedded Software Perspectives and Needs Systems-on on-chip and Embedded Software - Perspectives and Needs Miguel Santana Central R&D, STMicroelectronics STMicroelectronics Outline Current trends for SoCs Consequences and challenges Needs: Tackling

More information

ZigBee Technology Overview

ZigBee Technology Overview ZigBee Technology Overview Presented by Silicon Laboratories Shaoxian Luo 1 EM351 & EM357 introduction EM358x Family introduction 2 EM351 & EM357 3 Ember ZigBee Platform Complete, ready for certification

More information

Software engineering for real-time systems

Software engineering for real-time systems Introduction Software engineering for real-time systems Objectives To: Section 1 Introduction to real-time systems Outline the differences between general-purpose applications and real-time systems. Give

More information

State-of-Art (SoA) System-on-Chip (SoC) Design HPC SoC Workshop

State-of-Art (SoA) System-on-Chip (SoC) Design HPC SoC Workshop Photos placed in horizontal position with even amount of white space between photos and header State-of-Art (SoA) System-on-Chip (SoC) Design HPC SoC Workshop Michael Holmes Manager, Mixed Signal ASIC/SoC

More information

(with project examples)

(with project examples) (with project examples) Page: 1 The Company Founding: 2002, ETH Spin-of Location: Zurich, Switzerland Organization: Corporation (AG), CHF 250'000 Employees R&D: 20 Engineers Miromico Your reliable partner

More information

數 位 積 體 電 路 Digital Integrated Circuits

數 位 積 體 電 路 Digital Integrated Circuits IEE5049 - Spring 2012 數 位 積 體 電 路 Digital Integrated Circuits Course Overview Professor Wei Hwang 黃 威 教 授 Department of Electronics Engineering National Chiao Tung University hwang@mail.nctu.edu.tw Wei

More information

CURRICULUM VITAE (D.Sc. (Tech.) Tero Säntti, 29.04.2015)

CURRICULUM VITAE (D.Sc. (Tech.) Tero Säntti, 29.04.2015) CURRICULUM VITAE (D.Sc. (Tech.) Tero Säntti, 29.04.2015) Name: Tero Antti Mikael Säntti Date of Birth: 18 April 1974 Place of Birth: Kurikka, Finland Gender: Male Nationality: Finnish Languages: Finnish,

More information

Cyber-Physical System Security of the Power Grid

Cyber-Physical System Security of the Power Grid Course on: Cyber-Physical System Security of the Power Grid April 9-11, 2013 at KTH Royal Institute of Technology, Stockholm, Sweden Background Cyber Security is essential to today s power grid operation

More information

Near Field Communication in the real world part III

Near Field Communication in the real world part III WHITE PAPER March 2007 Near Field Communication in the real world part III Moving to System on Chip (SoC) integration Contents 1 Introduction... 3 2 Integration it s only natural... 4 3 How and when should

More information

Design and Functional Verification of A SPI Master Slave Core Using System Verilog

Design and Functional Verification of A SPI Master Slave Core Using System Verilog International Journal of Soft Computing and Engineering (IJSCE) ISSN: 2231-2307, Volume-2, Issue-2, May 2012 Design and Functional Verification of A SPI Master Slave Core Using System Verilog K.Aditya,M.Sivakumar,

More information

Normen & Standards Industrie 4.0 IEEE Standards

Normen & Standards Industrie 4.0 IEEE Standards Normen & Standards Industrie 4.0 IEEE Standards Stand: Oktober 2015 IEEE 1872 * IEEE 2015 IEEE Standard Ontologies for Robotics and Automation 1872-2015 IEEE 1232.3 * IEEE 1232.3- IEEE Guide for the Use

More information

SECOND YEAR. Major Subject 3 Thesis (EE 300) 3 Thesis (EE 300) 3 TOTAL 3 TOTAL 6. MASTER OF ENGINEERING IN ELECTRICAL ENGINEERING (MEng EE) FIRST YEAR

SECOND YEAR. Major Subject 3 Thesis (EE 300) 3 Thesis (EE 300) 3 TOTAL 3 TOTAL 6. MASTER OF ENGINEERING IN ELECTRICAL ENGINEERING (MEng EE) FIRST YEAR MASTER OF SCIENCE IN ELECTRICAL ENGINEERING (MS EE) FIRST YEAR Elective 3 Elective 3 Elective 3 Seminar Course (EE 296) 1 TOTAL 12 TOTAL 10 SECOND YEAR Major Subject 3 Thesis (EE 300) 3 Thesis (EE 300)

More information

UG103.8 APPLICATION DEVELOPMENT FUNDAMENTALS: TOOLS

UG103.8 APPLICATION DEVELOPMENT FUNDAMENTALS: TOOLS APPLICATION DEVELOPMENT FUNDAMENTALS: TOOLS This document provides an overview of the toolchain used to develop, build, and deploy EmberZNet and Silicon Labs Thread applications, and discusses some additional

More information

Designing a System-on-Chip (SoC) with an ARM Cortex -M Processor

Designing a System-on-Chip (SoC) with an ARM Cortex -M Processor Designing a System-on-Chip (SoC) with an ARM Cortex -M Processor A Starter Guide Joseph Yiu November 2014 version 1.02 27 Nov 2014 1 - Background Since the ARM Cortex -M0 Processor was released a few years

More information

Built-In Current Sensor for I DDQ Testing Embedded I DDQ Testing Architecture Based on IEEE 1149.1

Built-In Current Sensor for I DDQ Testing Embedded I DDQ Testing Architecture Based on IEEE 1149.1 SCOPE http://www.cs.uoi.gr VLSI Technology and Computer Architecture Lab Research and teaching in the area of architectures and design techniques for VLSI integrated circuits and systems. ACTIVITIES PERSONEL

More information

The SA601: The First System-On-Chip for Guitar Effects By Thomas Irrgang, Analog Devices, Inc. & Roger K. Smith, Source Audio LLC

The SA601: The First System-On-Chip for Guitar Effects By Thomas Irrgang, Analog Devices, Inc. & Roger K. Smith, Source Audio LLC The SA601: The First System-On-Chip for Guitar Effects By Thomas Irrgang, Analog Devices, Inc. & Roger K. Smith, Source Audio LLC Introduction The SA601 is a mixed signal device fabricated in 0.18u CMOS.

More information

Next Generation High Speed Computing Using System-on-Chip (SoC) Technology

Next Generation High Speed Computing Using System-on-Chip (SoC) Technology Next Generation High Speed Computing Using System-on-Chip (SoC) Technology Qurat-ul-Ain Malik 1 and M. Aqeel Iqbal 2 Department of Software Engineering Faculty of Engineering & IT, FUIEMS, Rawalpindi (46000),

More information

A 1-GSPS CMOS Flash A/D Converter for System-on-Chip Applications

A 1-GSPS CMOS Flash A/D Converter for System-on-Chip Applications A -GSPS CMOS Flash A/D Converter for System-on-Chip Applications Jincheol Yoo, Kyusun Choi, and Ali Tangel Department of Computer Science & Department of Computer & Engineering Communications Engineering

More information

ECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 2010

ECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 2010 ECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 2010 Lecture 25: Clocking Architectures Sam Palermo Analog & Mixed-Signal Center Texas A&M University Announcements Project Preliminary

More information

A RDT-Based Interconnection Network for Scalable Network-on-Chip Designs

A RDT-Based Interconnection Network for Scalable Network-on-Chip Designs A RDT-Based Interconnection Network for Scalable Network-on-Chip Designs ang u, Mei ang, ulu ang, and ingtao Jiang Dept. of Computer Science Nankai University Tianjing, 300071, China yuyang_79@yahoo.com.cn,

More information

Breaking the Interleaving Bottleneck in Communication Applications for Efficient SoC Implementations

Breaking the Interleaving Bottleneck in Communication Applications for Efficient SoC Implementations Microelectronic System Design Research Group University Kaiserslautern www.eit.uni-kl.de/wehn Breaking the Interleaving Bottleneck in Communication Applications for Efficient SoC Implementations Norbert

More information

VON BRAUN LABS. Issue #1 WE PROVIDE COMPLETE SOLUTIONS ULTRA LOW POWER STATE MACHINE SOLUTIONS VON BRAUN LABS. State Machine Technology

VON BRAUN LABS. Issue #1 WE PROVIDE COMPLETE SOLUTIONS ULTRA LOW POWER STATE MACHINE SOLUTIONS VON BRAUN LABS. State Machine Technology VON BRAUN LABS WE PROVIDE COMPLETE SOLUTIONS WWW.VONBRAUNLABS.COM Issue #1 VON BRAUN LABS WE PROVIDE COMPLETE SOLUTIONS ULTRA LOW POWER STATE MACHINE SOLUTIONS State Machine Technology IoT Solutions Learn

More information

Continuous-Time Converter Architectures for Integrated Audio Processors: By Brian Trotter, Cirrus Logic, Inc. September 2008

Continuous-Time Converter Architectures for Integrated Audio Processors: By Brian Trotter, Cirrus Logic, Inc. September 2008 Continuous-Time Converter Architectures for Integrated Audio Processors: By Brian Trotter, Cirrus Logic, Inc. September 2008 As consumer electronics devices continue to both decrease in size and increase

More information

Computer Engineering: Incoming MS Student Orientation Requirements & Course Overview

Computer Engineering: Incoming MS Student Orientation Requirements & Course Overview Computer Engineering: Incoming MS Student Orientation Requirements & Course Overview Prof. Charles Zukowski (caz@columbia.edu) Interim Chair, September 3, 2015 MS Requirements: Overview (see bulletin for

More information

Table 1 Mixed-Signal Test course major topics. Mixed-signal Test and Measurement Concepts ENCT 351 What are Mixed-signal circuits

Table 1 Mixed-Signal Test course major topics. Mixed-signal Test and Measurement Concepts ENCT 351 What are Mixed-signal circuits Mixed-Signal Test Emphasis in Engineering Technology Rainer J. Fink, Jay Porter, Yong-Kyu Jung, B. Ben Zoghi Department of Engineering Technology and Industrial Distribution Texas A&M University College

More information

Leti Introduction and Overview

Leti Introduction and Overview Leti Introduction and Overview Leti Day in Tokyo, October 3rd 2012 Laurent Malier 2012 Leti 2012 1 CEA The CEA at a glance Commissariat à l Énergie Atomique et aux Énergies Alternatives is one of the largest

More information

Interconnect intellectual property for Network-on-Chip (NoC)

Interconnect intellectual property for Network-on-Chip (NoC) Journal of Systems Architecture 50 (2004) 65 79 wwwelseviercom/locate/sysarc Interconnect intellectual property for Network-on-Chip (NoC) Jian Liu *, Li-ong Zheng 1, Hannu Tenhunen 2 Laboratory of Electronics

More information

Design and Implementation of an On-Chip Permutation Network for Multiprocessor System-On-Chip

Design and Implementation of an On-Chip Permutation Network for Multiprocessor System-On-Chip Design and Implementation of an On-Chip Permutation Network for Multiprocessor System-On-Chip Manjunath E 1, Dhana Selvi D 2 M.Tech Student [DE], Dept. of ECE, CMRIT, AECS Layout, Bangalore, Karnataka,

More information

ULE: The Concentrator Addressing the technology solution

ULE: The Concentrator Addressing the technology solution ULE: The Concentrator Addressing the technology solution Jochen Killian, VP Core Technology, DSP Group Andre Ehlert, Product Marketing and Application, CODICO Introduction ULE (Ultra Low Energy) is an

More information

Control over wireless networks 9/3/2008. Sensor and actuator network applications. Networked Embedded Systems

Control over wireless networks 9/3/2008. Sensor and actuator network applications. Networked Embedded Systems 9/3/2008 Networked Embedded Systems School of Electrical Engineering Royal Institute of Technology Stockholm, Sweden Karl H. Johansson, Mikael Johansson, Carlo Fischione, Henrik Sandberg, Dimos Dimoragonas,

More information

The Master s Degree Program in Electrical and Computer Engineering

The Master s Degree Program in Electrical and Computer Engineering The Master s Degree Program in Electrical and Computer Engineering M. Lee Edwards and Dexter G. Smith The Master s of Science in Electrical and Computer Engineering, the first Johns Hopkins degree to be

More information

A Dynamic Thermal Management Circuit for System-On-Chip Designs

A Dynamic Thermal Management Circuit for System-On-Chip Designs Analog Integrated Circuits and Signal Processing, 36, 175 181, 2003 c 2003 Kluwer Academic Publishers. Manufactured in The Netherlands. A Dynamic Thermal Management Circuit for System-On-Chip Designs HERMING

More information

A Framework for Security on NoC Technologies

A Framework for Security on NoC Technologies A Framework for Security on NoC Technologies Catherine H. Gebotys, Robert J.Gebotys* Elec.&Comp. Engineering,University of Waterloo, Psych, Wilfrid Laurier University* cgebotys@optimal.vlsi.uwaterloo.ca

More information

The University of Arizona Department of Electrical and Computer Engineering Term Paper (and Presentation) for ECE 569 Fall 2006 21 February 2006

The University of Arizona Department of Electrical and Computer Engineering Term Paper (and Presentation) for ECE 569 Fall 2006 21 February 2006 The University of Arizona Department of Electrical and Computer Engineering Term Paper (and Presentation) for ECE 569 Fall 2006 21 February 2006 The term project for this semester is an independent study

More information

Microtronics technologies Mobile: 99707 90092

Microtronics technologies Mobile: 99707 90092 For more Project details visit: http://www.projectsof8051.com/rfid-based-attendance-management-system/ Code Project Title 1500 RFid Based Attendance System Synopsis for RFid Based Attendance System 1.

More information

AMS/RF-CMOS circuit design for wireless transceivers

AMS/RF-CMOS circuit design for wireless transceivers AMS/RF-CMOS circuit design for wireless transceivers Mobile phones have evolved from simple devices allowing phone calls over a wireless link to all-in-one devices. Besides keeping us always best connected,

More information

Program. Introducing the Fujitsu Mobile WiMAX System-on-Chip Solution. Fujitsu at a Glance. Principal Services & Products.

Program. Introducing the Fujitsu Mobile WiMAX System-on-Chip Solution. Fujitsu at a Glance. Principal Services & Products. Program Introduction Emi Igarashi Introducing the Fujitsu WiMAX System-on-Chip Solution Introducing the Fujitsu WiMAX System-on-Chip Solution Q&A / Reception Keith Horn George Wu All 06/28/2006, WCA 2

More information

Computer Science. Master of Science

Computer Science. Master of Science Computer Science Master of Science The Master of Science in Computer Science program at UALR reflects current trends in the computer science discipline and provides students with a solid theoretical and

More information

obems - open source Building energy Management System T4 Sustainability Ltd

obems - open source Building energy Management System T4 Sustainability Ltd obems - open source Building energy Management System T4 Sustainability Ltd AMR and BMS What are the problems? Cost - hardware, rental or purchase, and software licenses, upgrades etc. Lack of open standards.

More information

Achieving New Levels of Channel Density in Downstream Cable Transmitter Systems: RF DACs Deliver Smaller Size and Lower Power Consumption

Achieving New Levels of Channel Density in Downstream Cable Transmitter Systems: RF DACs Deliver Smaller Size and Lower Power Consumption Achieving New Levels of Channel Density in Downstream Cable Transmitter Systems: RF DACs Deliver Smaller Size and Lower Power Consumption Introduction By: Analog Devices, Inc. (ADI) Daniel E. Fague, Applications

More information

Serial port interface for microcontroller embedded into integrated power meter

Serial port interface for microcontroller embedded into integrated power meter Serial port interface for microcontroller embedded into integrated power meter Mr. Borisav Jovanović, Prof. dr. Predrag Petković, Prof. dr. Milunka Damnjanović, Faculty of Electronic Engineering Nis, Serbia

More information

Double Degree exchange programs taught at Phelma for KTH students

Double Degree exchange programs taught at Phelma for KTH students Double Degree exchange programs taught at Phelma for KTH students Double Degree program for KTH students: In-coming Double Degree KTH students are registered in KTH and in Phelma, but they do not pay registration

More information

http://www.csus.edu/gradstudies/futurestudents/graduateadmissions/index.html),

http://www.csus.edu/gradstudies/futurestudents/graduateadmissions/index.html), Sept. 25, 2014. To Whom It May Concern, Thank you very much for your interest in our graduate program. The online application for fall 2015 will start online on Oct. 1, 2014. The priority deadline for

More information

Simulation and Evaluation for a Network on Chip Architecture Using Ns-2

Simulation and Evaluation for a Network on Chip Architecture Using Ns-2 Simulation and Evaluation for a Network on Chip Architecture Using Ns-2 Yi-Ran Sun, Shashi Kumar, Axel Jantsch the Lab of Electronics and Computer Systems (LECS), the Department of Microelectronics & Information

More information

Codesign: The World Of Practice

Codesign: The World Of Practice Codesign: The World Of Practice D. Sreenivasa Rao Senior Manager, System Level Integration Group Analog Devices Inc. May 2007 Analog Devices Inc. ADI is focused on high-end signal processing chips and

More information

A CDMA Based Scalable Hierarchical Architecture for Network- On-Chip

A CDMA Based Scalable Hierarchical Architecture for Network- On-Chip www.ijcsi.org 241 A CDMA Based Scalable Hierarchical Architecture for Network- On-Chip Ahmed A. El Badry 1 and Mohamed A. Abd El Ghany 2 1 Communications Engineering Dept., German University in Cairo,

More information

Unit 1: INTRODUCTION TO ADVANCED ROBOTIC DESIGN & ENGINEERING

Unit 1: INTRODUCTION TO ADVANCED ROBOTIC DESIGN & ENGINEERING Unit 1: INTRODUCTION TO ADVANCED ROBOTIC DESIGN & ENGINEERING Technological Literacy Review of Robotics I Topics and understand and be able to implement the "design 8.1, 8.2 Technology Through the Ages

More information

https://sites.google.com/a/asu.edu/cse-522-spring-12/ sensors and actuators? How do we handle the errors introduced due to noise, quantization etc?

https://sites.google.com/a/asu.edu/cse-522-spring-12/ sensors and actuators? How do we handle the errors introduced due to noise, quantization etc? CSE 522 Spring 12 https://sites.google.com/a/asu.edu/cse-522-spring-12/ 1 of 3 5/29/2012 16:56 CSE 522 Spring 12 Navigation CSE522: Real-Time Embedded Systems The Schedule Sitemap CSE522: Real-Time Embedded

More information

System on Chip Design. Michael Nydegger

System on Chip Design. Michael Nydegger Short Questions, 26. February 2015 What is meant by the term n-well process? What does this mean for the n-type MOSFETs in your design? What is the meaning of the threshold voltage (practically)? What

More information

Hardware Testing and Security Requirements in the Nano Era

Hardware Testing and Security Requirements in the Nano Era Secure Hardware in the Nano Era: Some New Directions Swarup Bhunia T. and A. Schroeder Associate Professor Electrical Engineering and Computer Science March ISQED 2015 1 SoC Security Issues & Protection

More information

Switched Interconnect for System-on-a-Chip Designs

Switched Interconnect for System-on-a-Chip Designs witched Interconnect for ystem-on-a-chip Designs Abstract Daniel iklund and Dake Liu Dept. of Physics and Measurement Technology Linköping University -581 83 Linköping {danwi,dake}@ifm.liu.se ith the increased

More information

Workshop on Post-silicon Debug: Technologies, Methodologies, and Best Practices

Workshop on Post-silicon Debug: Technologies, Methodologies, and Best Practices Wisam Kadry IBM Research, Haifa 7 June 2012 Workshop on Post-silicon Debug: Technologies, Methodologies, and Best Practices DAC 2012, Post-silicon Debug Workshop Thanks to Mr. Amir Nahir IBM Research Haifa,

More information

Complete ASIC & COT Solutions 1986-2008

Complete ASIC & COT Solutions 1986-2008 Complete ASIC & COT Solutions 1986-2008 www.avnet-asic.com Nadav Ben-Ezer Managing Director 1 March 5th, 2008 Core Business ASIC/SoC Design and Implementation RTL Design Sub-system IP Integration RTL to

More information

MultiPARTES. Virtualization on Heterogeneous Multicore Platforms. 2012/7/18 Slides by TU Wien, UPV, fentiss, UPM

MultiPARTES. Virtualization on Heterogeneous Multicore Platforms. 2012/7/18 Slides by TU Wien, UPV, fentiss, UPM MultiPARTES Virtualization on Heterogeneous Multicore Platforms 2012/7/18 Slides by TU Wien, UPV, fentiss, UPM Contents Analysis of scheduling approaches Virtualization of devices Dealing with heterogeneous

More information

Computer Engineering: MS Program Overview, Fall 2013

Computer Engineering: MS Program Overview, Fall 2013 Computer Engineering: MS Program Overview, Fall 2013 Prof. Steven Nowick (nowick@cs.columbia.edu) Chair, (on sabbatical) Prof. Charles Zukowski (caz@columbia.edu) Acting Chair, Overview of Program The

More information

Power Monitoring for Modern Data Centers

Power Monitoring for Modern Data Centers Power Monitoring for Modern Data Centers December 2010/AT304 by Reza Tajali, P.E. Square D Power Systems Engineering Make the most of your energy SM Revision #1 12/10 By their nature, mission critical

More information

Low-Cost Signature Test of RF Blocks Based on Envelope Response Analysis

Low-Cost Signature Test of RF Blocks Based on Envelope Response Analysis Low-Cost Signature Test of RF Blocks Based on Envelope Response Analysis Manuel J. Barragán, Rafaella Fiorelli, Diego Vázquez, Adoración Rueda, and José L. Huertas Instituto de Microelectrónica de Sevilla/Centro

More information

Interconnection Networks

Interconnection Networks Advanced Computer Architecture (0630561) Lecture 15 Interconnection Networks Prof. Kasim M. Al-Aubidy Computer Eng. Dept. Interconnection Networks: Multiprocessors INs can be classified based on: 1. Mode

More information

White Paper 40-nm FPGAs and the Defense Electronic Design Organization

White Paper 40-nm FPGAs and the Defense Electronic Design Organization White Paper 40-nm FPGAs and the Defense Electronic Design Organization Introduction With Altera s introduction of 40-nm FPGAs, the design domains of military electronics that can be addressed with programmable

More information

International Summer School on Embedded Systems

International Summer School on Embedded Systems International Summer School on Embedded Systems Shenzhen Institutes of Advanced Technology, Chinese Academy of Sciences Shenzhen, July 30 -- August 3, 2012 Sponsored by Chinese Academy of Sciences and

More information

Computer System Design. System-on-Chip

Computer System Design. System-on-Chip Brochure More information from http://www.researchandmarkets.com/reports/2171000/ Computer System Design. System-on-Chip Description: The next generation of computer system designers will be less concerned

More information

Degree Project Course, Introduction MSc of Engineering, Master Degree

Degree Project Course, Introduction MSc of Engineering, Master Degree Degree Project Course, Introduction MSc of Engineering, Master Degree Anne Håkansson annehak@kth.se Director of studies for degree project Information and Communication technology, KTH 2015 Anne Håkansson

More information

Education. Professional Experience. CHENG C. LIU, Ph.D., Associate Professor Curriculum Vitae

Education. Professional Experience. CHENG C. LIU, Ph.D., Associate Professor Curriculum Vitae CHENG C. LIU, Ph.D., Associate Professor Curriculum Vitae University of Wisconsin-Stout Computer Engineering Program Engineering and Technology Department Oce: 327 Fryklund Hall Menomonie, WI 54751 Phone:

More information

SPI I2C LIN Ethernet. u Today: Wired embedded networks. u Next lecture: CAN bus u Then: 802.15.4 wireless embedded network

SPI I2C LIN Ethernet. u Today: Wired embedded networks. u Next lecture: CAN bus u Then: 802.15.4 wireless embedded network u Today: Wired embedded networks Ø Characteristics and requirements Ø Some embedded LANs SPI I2C LIN Ethernet u Next lecture: CAN bus u Then: 802.15.4 wireless embedded network Network from a High End

More information

Coursework for MS leading to PhD in Electrical Engineering. 1 Courses for Digital Systems and Signal Processing

Coursework for MS leading to PhD in Electrical Engineering. 1 Courses for Digital Systems and Signal Processing work for MS leading to PhD in Electrical Engineering 1 s for Digital Systems and Signal Processing EE 801 Analysis of Stochastic Systems EE 802 Advanced Digital Signal Processing EE 80 Advanced Digital

More information

CURRICULUM VITAE. Emre Salman

CURRICULUM VITAE. Emre Salman ADDRESS CURRICULUM VITAE Emre Salman Department of Electrical and Computer Engineering Tel: (631) 632-8419 Stony Brook University Fax: (631) 632-8494 State University of New York (SUNY) E-mail: emre.salman@stonybrook.edu

More information

COMPUTER SCIENCE PROGRAM

COMPUTER SCIENCE PROGRAM COMPUTER SCIENCE PROGRAM Master of Science in Computer Science (M.S.C.S.) Degree DEGREE INFORMATION CONTACT INFORMATION Program Admission Deadlines: Fall: June 1February 15 Spring: October 15 Summer: No

More information

Figure 1: Overview of the EEG Monitoring System.

Figure 1: Overview of the EEG Monitoring System. I TRODUCTIO : This document describes and serves as a template for preparation of a Project Readiness Package. The objective of the Project Readiness Package is to document customer needs and expectations,

More information

Design of a Wireless Medical Monitoring System * Chavabathina Lavanya 1 G.Manikumar 2

Design of a Wireless Medical Monitoring System * Chavabathina Lavanya 1 G.Manikumar 2 Design of a Wireless Medical Monitoring System * Chavabathina Lavanya 1 G.Manikumar 2 1 PG Student (M. Tech), Dept. of ECE, Chirala Engineering College, Chirala., A.P, India. 2 Assistant Professor, Dept.

More information

QSG105 GETTING STARTED WITH SILICON LABS WIRELESS NETWORKING SOFTWARE

QSG105 GETTING STARTED WITH SILICON LABS WIRELESS NETWORKING SOFTWARE GETTING STARTED WITH SILICON LABS WIRELESS NETWORKING SOFTWARE This quick start guide provides basic information on configuring, building, and installing applications using the Thread, EmberZNet RF4CE,

More information

WiSER: Dynamic Spectrum Access Platform and Infrastructure

WiSER: Dynamic Spectrum Access Platform and Infrastructure WiSER: Dynamic Spectrum Access Platform and Infrastructure I. Seskar, D. Grunwald, K. Le, P. Maddala, D. Sicker, D. Raychaudhuri Rutgers, The State University of New Jersey University of Colorado, Boulder

More information

From Bus and Crossbar to Network-On-Chip. Arteris S.A.

From Bus and Crossbar to Network-On-Chip. Arteris S.A. From Bus and Crossbar to Network-On-Chip Arteris S.A. Copyright 2009 Arteris S.A. All rights reserved. Contact information Corporate Headquarters Arteris, Inc. 1741 Technology Drive, Suite 250 San Jose,

More information