ECE 485/585 Microprocessor System Design
|
|
- Shonda Rogers
- 7 years ago
- Views:
Transcription
1 Microprocessor System Design Lecture 5: Zeshan Chishti DRAM Basics DRAM Evolution SDRAM-based Memory Systems Electrical and Computer Engineering Dept. Maseeh College of Engineering and Computer Science Sources: Lecture based on materials provided by Mark F. Jacob s DRAM Systems article Memory component datasheets
2 Outline Taxonomy of Memories Memory Hierarchy SRAM Basic Cell, Devices, Timing DRAM Basic Cell, Timing Memory Organization Multiple banks, interleaving DRAM Evolution DDR3 SDRAM DRAM modules Error Correction Memory Controllers
3 Dynamic RAM (DRAM)
4 DRAM Technology bit line DRAM Cell 1 transistor word line Bit state (1 or 0) stored as charge on a tiny capacitor Read is destructive must restore value Charge leaks out over time refresh Write Drive bit line Select desired word ( row ) Read Pre-charge bit line Select desired word ( row ) Sense charge Write value back (restore) Refresh! Periodically read each cell (forcing write-back)
5 Volatile Memory Comparison SRAM Cell DRAM Cell word line word line bit line Larger cell lower density, higher cost/bit Non-destructive Read No refresh required Simple read faster access Standard IC process natural for integration with logic Non-multiplexed address lines Density low enough to keep the number of address lines reasonable bit line Smaller cell higher density, lower cost/bit Destructive Read bit line Needs periodic refresh Complex read longer access time Special IC process difficult to integrate with logic circuits Multiplexed address lines Density >> SRAM density so would require lots of address lines
6 DRAM Device Pin Outs Cost Rules! Fewer pins, smaller package, less $ So Multiplex Data (In/Out) /WE asserted (low) for write /OE asserted (low) to enable output buffers Address (Row/Column) 256K = 18 address bits 9 row address bits 9 column address bits /RAS (Row Address Strobe) asserted after row placed on address pins Address /CAS (Column Address Strobe) asserted after column placed on address pins / 8 / 9 2Mb (256K x 8) DRAM Data (DQ) /RAS /CAS /WE /OE
7 DRAM Organization We want to keep row/column organization (square is good) but get devices of more than x1 bit wide (from Bruce Jacob)
8 Data Data In/Out In/Out Data In/Out Data In/Out Data In/Out Data In/Out Data In/Out Address Buffer Row Decoder Bit Line Bit Line Bit Line Bit Line Bit Line Bit Line Bit Line Bit Line Internal DRAM Organization 2Mb as 256K x 8 Square keeps the wires short: Power and speed advantages Less RC, faster pre-charge and discharge faster access time! A0 A8 9 Select the addressed bit 9 Memory Array Memory Memory (512 Array Array Memory Memory (512 x x 512) 512) (512 Array Array Memory Memory x 512) (512 (512 Array Array x x 512) 512) (512 (512 x x 512) 512) Word Word Line Line Word Word Line Line Word Word Line Line Word Line Memory Array (512 x 512) Word Line Sense Amps & I/O Column Decoder Do this 8 times Read 512 bits at a time Data In/Out D
9 DRAM Timing
10 DRAM Timing Read cycle - RAS + CAS (RAS asserted) Entire row is latched in a data register (CAS asserted) Data in register is multiplexed to output (RAS de-asserted) Data in data register is rewritten to row in array (CAS de-asserted) Output is released Write cycle - RAS + WE + CAS (RAS asserted) Entire row is latched in data register (WE asserted) Data to be written is stable (CAS asserted) Write Data to register (WE de-asserted) Data to be written is no longer stable (RAS de-asserted) Data in data register is rewritten to row in array (CAS de-asserted) Operation complete Refresh cycle - RAS Only (RAS asserted) Entire row is latched in data register (RAS de-asserted) The data in the register is rewritten to row in array
11 DRAM Read Timing Every DRAM access begins at: The assertion of the /RAS Two ways to read: early or late v. /CAS DRAM Read Cycle Time /RAS /CAS /WE /OE A 256K x 8 9 DRAM 8 D /RAS /CAS A /WE /OE Row Address Col Address Junk Row Address Col Address Junk D High Z Read Access Time Junk Data Out High Z Output Enable Delay Data Out Early Read Cycle: /OE asserted before /CAS Late Read Cycle: /OE asserted after /CAS
12 DRAM Write Timing /RAS DRAM WR Cycle Time /CAS A Row Address Col Address Junk Row Address Col Address Junk /OE /WE D Junk Data In Junk Data In Junk WR Access Time Early Wr Cycle: /WE asserted before /CAS WR Access Time Late Wr Cycle: /WE asserted after /CAS
13 Key DRAM Timing Parameters t RCD : RAS to CAS Delay Minimum time between RAS asserted and CAS asserted t CAC : Column Access Time Delay from falling /CAS to valid data out t RAC : Random Access Delay Determines Latency Minimum time from /RAS falling to valid data output Quoted as the speed of a DRAM t RAC = t RCD + t CAC t RAS : Row Address Strobe Minimum time /RAS must be maintained t RP : Row Pre-Charge Delay Minimum time to pre-charge before /RAS can be asserted again t RC : Row Cycle Time Determines Bandwidth Minimum time between successive row accesses t RC = t RAS + t RP
14 DRAM Evolution
15 DRAM Evolution A Technology Timeline FPM Fast Page Mode (< 1995) Other DRAM technologies EDO Extended Data Out ( ) Rambus DRAM (RDRAM) Concurrent Rambus DRAM BEDO Burst Extended Data Out Direct Rambus DRAM (DRDRAM) SDRAM Synchronous DRAM (>1995) SDRAM Numerous Specialty DRAMs not shown Virtual Channel Memory (VCDRAM) DDR SDRAM (double data rate) Enhanced SDRAM (ESDRAM) DDR2 MoSys 1T-SRAM DDR3 Reduced Latency DRAM (RLDRAM) Fast Cycle DRAM (FCRAM) DDR4 By 2002 most PCs were shipping with SDRAM and DDR SDRAM By 2010 PCs were shipping with DDR3 in volume and still are (from Bruce Jacob & David Wang)
16 Conventional DRAM Read Timing (from Bruce Jacob & David Wang)
17 Fast Page Mode DRAM Read Timing Innovation Hold entire row (page) in sense amplifiers Benefit CPU can access each column in row without providing row address (and pre-charging) each time (from Bruce Jacob & David Wang)
18 Extended Data Out DRAM Read Timing Innovation Add latch between sense amplifiers and output pins Benefit Can begin pre-charging sooner (data from prior access remains valid) (from Bruce Jacob & David Wang)
19 Burst EDO DRAM Read Timing Innovation DRAM provides column data sequentially Benefit No need to transfer column address on each read (from Bruce Jacob & David Wang)
20 Synchronous DRAM Read Timing Innovation Pipeline access, command interface (vs. individual signals) Benefit Simplified timing, command interface, (from Bruce Jacob & David Wang)
21 SDRAM (Synchronous DRAM) Adopted for Pentium use Synchronous (clocked) interface RAS, CAS, WE, CS signals combined to make command Burst read/write Initial latency, then data every clock cycle Internal interleaved banks allow multiple rows (pages) to be open for read/write Ideal for cache line fill when bus width < cache line size
22 SDRAM Details Multiple banks of cell arrays are used to reduce access time: Ex: Each bank is 4K rows by 512 columns by 16 bits Read and Write operations are split into row access followed by column access These operations are controlled by sending commands Commands are sent using the RAS, CAS, CS, & WE pins. Address pins are time multiplexed During RAS operation, address lines select the bank and row During CAS operation, address lines select the column. ACTIVATE command opens a bank/row for operation Transfers contents of the entire row to a buffer Subsequent READ or WRITE commands access the contents of the row buffer For burst reads and writes during READ or WRITE the starting address of the block is supplied. Burst length is programmable as 1, 2, 4, 8 or a full page (entire row) with a burst terminate option Special commands are used for initialization (burst options etc.) A burst operation takes 4 (address/read row) + n cycles (for n words)
23 Functional Block Diagram 8 Meg x 16 SDRAM 2 12 = 4096 rows (pages) 2 2 = 4 banks 2 9 = 512 columns
24 Key SDRAM Timing Parameters
25 Key SDRAM Timing Parameters t RCD : Determines Latency Minimum time between an ACTIVATE command and Read command Analogous to DRAM parameter t RCD : Row Command Delay (RAS/CAS Delay) CL: CAS Latency Determines Latency Time between READ command and first data valid Analogous to DRAM parameter t CAC : Column Access Time t RAS Time between ACTIVATE command and end of restoration of data in DRAM array Analogous to DRAM parameter t RAS : Row Address Strobe t RP Time to pre-charge DRAM array in preparation for another row access Analogous to DRAM parameter t RP : Row Precharge Delay t RC Determines Bandwidth Time between successive row access to different rows t RC = t RAS + t RP Analogous to DRAM parameter t RC : Row Cycle Time
26 CL CAS Latency SDR DRAM examples (DDR can have CAS latency of 2.5)
27 DDR (Double Data Rate) SDRAM Innovation Transfer data on rising and falling edges of clock Same internal SDRAM core but 2n-prefetch Benefit 2x the bandwidth, same control & signals as SDRAM Significant Differences: Source synchronous (DQS) Burst length of 2,4,8 only CL = 2, 2.5, 3
28 DDR (Double Data Rate) SDRAM (cont d) 2n prefetch Use same DRAM core (cell array) Fetch twice as many bits Same latency for first data transfer Source synchronous Data transfer is twice clock rate Data strobe sent alongside data Read: supplied by DRAM Data aligned with strobe edge Write: supplied by controller Data centered on strobe edge [from Elpida]
29 DDR SDRAM Access Examples Reads from same open page/bank Micron DDR Datasheet [From: Samsung]
30 Banks Incorporated Into SDRAM Memory address Row Bank Column Why row/bank/column, not bank/row/column? Consider spatial locality Imagine accessing a series of sequential memory addresses After exhausting a column, references to another bank Consider if row/bank reversed Bank would rarely be used, lose benefit of interleaving
31 DDR SDRAM Access Examples Reads from different banks, open row Row Memory address Bank Column [From: Samsung]
32 DDR SDRAM Access Examples Reads from different row Memory address Bank Row Column From: Samsung
1. Memory technology & Hierarchy
1. Memory technology & Hierarchy RAM types Advances in Computer Architecture Andy D. Pimentel Memory wall Memory wall = divergence between CPU and RAM speed We can increase bandwidth by introducing concurrency
More informationComputer Architecture
Computer Architecture Random Access Memory Technologies 2015. április 2. Budapest Gábor Horváth associate professor BUTE Dept. Of Networked Systems and Services ghorvath@hit.bme.hu 2 Storing data Possible
More informationA N. O N Output/Input-output connection
Memory Types Two basic types: ROM: Read-only memory RAM: Read-Write memory Four commonly used memories: ROM Flash, EEPROM Static RAM (SRAM) Dynamic RAM (DRAM), SDRAM, RAMBUS, DDR RAM Generic pin configuration:
More informationMemory unit. 2 k words. n bits per word
9- k address lines Read n data input lines Memory unit 2 k words n bits per word n data output lines 24 Pearson Education, Inc M Morris Mano & Charles R Kime 9-2 Memory address Binary Decimal Memory contents
More informationFeatures. DDR SODIMM Product Datasheet. Rev. 1.0 Oct. 2011
Features 200pin, unbuffered small outline dual in-line memory module (SODIMM) Fast data transfer rates: PC-2100, PC-2700, PC3-3200 Single or Dual rank 256MB(32Megx64), 512MB (64Meg x 64), 1GB(128 Meg x
More informationTable 1: Address Table
DDR SDRAM DIMM D32PB12C 512MB D32PB1GJ 1GB For the latest data sheet, please visit the Super Talent Electronics web site: www.supertalentmemory.com Features 184-pin, dual in-line memory module (DIMM) Fast
More informationMemory. The memory types currently in common usage are:
ory ory is the third key component of a microprocessor-based system (besides the CPU and I/O devices). More specifically, the primary storage directly addressed by the CPU is referred to as main memory
More informationUser s Manual HOW TO USE DDR SDRAM
User s Manual HOW TO USE DDR SDRAM Document No. E0234E30 (Ver.3.0) Date Published April 2002 (K) Japan URL: http://www.elpida.com Elpida Memory, Inc. 2002 INTRODUCTION This manual is intended for users
More informationChapter 5 :: Memory and Logic Arrays
Chapter 5 :: Memory and Logic Arrays Digital Design and Computer Architecture David Money Harris and Sarah L. Harris Copyright 2007 Elsevier 5- ROM Storage Copyright 2007 Elsevier 5- ROM Logic Data
More informationSOLVING HIGH-SPEED MEMORY INTERFACE CHALLENGES WITH LOW-COST FPGAS
SOLVING HIGH-SPEED MEMORY INTERFACE CHALLENGES WITH LOW-COST FPGAS A Lattice Semiconductor White Paper May 2005 Lattice Semiconductor 5555 Northeast Moore Ct. Hillsboro, Oregon 97124 USA Telephone: (503)
More informationComputer Systems Structure Main Memory Organization
Computer Systems Structure Main Memory Organization Peripherals Computer Central Processing Unit Main Memory Computer Systems Interconnection Communication lines Input Output Ward 1 Ward 2 Storage/Memory
More informationMemory ICS 233. Computer Architecture and Assembly Language Prof. Muhamed Mudawar
Memory ICS 233 Computer Architecture and Assembly Language Prof. Muhamed Mudawar College of Computer Sciences and Engineering King Fahd University of Petroleum and Minerals Presentation Outline Random
More informationTable 1 SDR to DDR Quick Reference
TECHNICAL NOTE TN-6-05 GENERAL DDR SDRAM FUNCTIONALITY INTRODUCTION The migration from single rate synchronous DRAM (SDR) to double rate synchronous DRAM (DDR) memory is upon us. Although there are many
More informationMemory Basics. SRAM/DRAM Basics
Memory Basics RAM: Random Access Memory historically defined as memory array with individual bit access refers to memory with both Read and Write capabilities ROM: Read Only Memory no capabilities for
More informationTechnical Note. Initialization Sequence for DDR SDRAM. Introduction. Initializing DDR SDRAM
TN-46-8: Initialization Sequence for DDR SDRAM Introduction Technical Note Initialization Sequence for DDR SDRAM Introduction The double data rate DDR synchronous dynamic random access memory SDRAM device
More informationTechnical Note DDR2 Offers New Features and Functionality
Technical Note DDR2 Offers New Features and Functionality TN-47-2 DDR2 Offers New Features/Functionality Introduction Introduction DDR2 SDRAM introduces features and functions that go beyond the DDR SDRAM
More informationComputer Architecture
Computer Architecture Slide Sets WS 2013/2014 Prof. Dr. Uwe Brinkschulte M.Sc. Benjamin Betting Part 11 Memory Management Computer Architecture Part 11 page 1 of 44 Prof. Dr. Uwe Brinkschulte, M.Sc. Benjamin
More informationRAM & ROM Based Digital Design. ECE 152A Winter 2012
RAM & ROM Based Digital Design ECE 152A Winter 212 Reading Assignment Brown and Vranesic 1 Digital System Design 1.1 Building Block Circuits 1.1.3 Static Random Access Memory (SRAM) 1.1.4 SRAM Blocks in
More informationHomework # 2. Solutions. 4.1 What are the differences among sequential access, direct access, and random access?
ECE337 / CS341, Fall 2005 Introduction to Computer Architecture and Organization Instructor: Victor Manuel Murray Herrera Date assigned: 09/19/05, 05:00 PM Due back: 09/30/05, 8:00 AM Homework # 2 Solutions
More informationModule 2. Embedded Processors and Memory. Version 2 EE IIT, Kharagpur 1
Module 2 Embedded Processors and Memory Version 2 EE IIT, Kharagpur 1 Lesson 5 Memory-I Version 2 EE IIT, Kharagpur 2 Instructional Objectives After going through this lesson the student would Pre-Requisite
More informationGR2DR4B-EXXX/YYY/LP 1GB & 2GB DDR2 REGISTERED DIMMs (LOW PROFILE)
GENERAL DESCRIPTION The Gigaram is a 128M/256M bit x 72 DDDR2 SDRAM high density JEDEC standard ECC Registered memory module. The Gigaram consists of eighteen CMOS 128MX4 DDR2 for 1GB and thirty-six CMOS
More informationMobile SDRAM. MT48H16M16LF 4 Meg x 16 x 4 banks MT48H8M32LF 2 Meg x 32 x 4 banks
Features Mobile SDRAM MT48H6M6LF 4 Meg x 6 x 4 banks MT48H8M32LF 2 Meg x 32 x 4 banks Features Fully synchronous; all signals registered on positive edge of system clock V DD /V D =.7.95V Internal, pipelined
More informationV58C2512(804/404/164)SB HIGH PERFORMANCE 512 Mbit DDR SDRAM 4 BANKS X 16Mbit X 8 (804) 4 BANKS X 32Mbit X 4 (404) 4 BANKS X 8Mbit X 16 (164)
V58C2512804/404/164SB HIGH PERFORMAE 512 Mbit DDR SDRAM 4 BANKS X 16Mbit X 8 804 4 BANKS X 32Mbit X 4 404 4 BANKS X 8Mbit X 16 164 5 6 75 DDR400 DDR333 DDR266 Clock Cycle Time t CK2.5 6ns 6ns 7.5ns Clock
More informationDDR SDRAM UDIMM MT16VDDT6464A 512MB MT16VDDT12864A 1GB MT16VDDT25664A 2GB
DDR SDRAM UDIMM MT16VDDT6464A 512MB MT16VDDT12864A 1GB MT16VDDT25664A 2GB For component data sheets, refer to Micron s Web site: www.micron.com 512MB, 1GB, 2GB (x64, DR) 184-Pin DDR SDRAM UDIMM Features
More informationDDR SDRAM SODIMM. MT8VDDT3264H 256MB 1 MT8VDDT6464H 512MB For component data sheets, refer to Micron s Web site: www.micron.com
SODIMM MT8VDDT3264H 256MB 1 MT8VDDT6464H 512MB For component data sheets, refer to Micron s Web site: www.micron.com 256MB, 512MB (x64, SR) 200-Pin SODIMM Features Features 200-pin, small-outline dual
More informationDDR2 SDRAM SODIMM MT16HTF12864H 1GB MT16HTF25664H 2GB
Features DDR2 SDRAM SODIMM MT16HTF12864H 1GB MT16HTF25664H 2GB For component data sheets, refer to Micron s Web site: www.micron.com Features 200-pin, small outline dual in-line memory module (SODIMM)
More informationRandom-Access Memory (RAM) The Memory Hierarchy. SRAM vs DRAM Summary. Conventional DRAM Organization. Page 1
Random-ccess Memor (RM) The Memor Hierarch Topics Storage technologies and trends Localit of reference Caching in the hierarch Ke features RM is packaged as a chip. Basic storage unit is a cell (one bit
More informationMemory Hierarchy. Arquitectura de Computadoras. Centro de Investigación n y de Estudios Avanzados del IPN. adiaz@cinvestav.mx. MemoryHierarchy- 1
Hierarchy Arturo Díaz D PérezP Centro de Investigación n y de Estudios Avanzados del IPN adiaz@cinvestav.mx Hierarchy- 1 The Big Picture: Where are We Now? The Five Classic Components of a Computer Processor
More informationDDR SDRAM SODIMM. MT9VDDT1672H 128MB 1 MT9VDDT3272H 256MB MT9VDDT6472H 512MB For component data sheets, refer to Micron s Web site: www.micron.
Features DDR SDRAM SODIMM MT9VDDT1672H 128MB 1 MT9VDDT3272H 256MB MT9VDDT6472H 512MB For component data sheets, refer to Micron s Web site: www.micron.com Features 200-pin, small-outline dual in-line memory
More informationByte Ordering of Multibyte Data Items
Byte Ordering of Multibyte Data Items Most Significant Byte (MSB) Least Significant Byte (LSB) Big Endian Byte Addresses +0 +1 +2 +3 +4 +5 +6 +7 VALUE (8-byte) Least Significant Byte (LSB) Most Significant
More informationMemory Systems. Static Random Access Memory (SRAM) Cell
Memory Systems This chapter begins the discussion of memory systems from the implementation of a single bit. The architecture of memory chips is then constructed using arrays of bit implementations coupled
More information1.55V DDR2 SDRAM FBDIMM
1.55V DDR2 SDRAM FBDIMM MT18RTF25672FDZ 2GB 2GB (x72, DR) 240-Pin DDR2 SDRAM FBDIMM Features Features 240-pin, fully buffered DIMM (FBDIMM) Very low-power DDR2 operation Component configuration: 256 Meg
More informationRandom Access Memory (RAM) Types of RAM. RAM Random Access Memory Jamie Tees SDRAM. Micro-DIMM SO-DIMM
Random Access Memory (RAM) Sends/Receives data quickly between CPU This is way quicker than using just the HDD RAM holds temporary data used by any open application or active / running process Multiple
More informationUnderstanding Memory TYPES OF MEMORY
Understanding Memory TYPES OF MEMORY In this study unit, you ll learn about physical and logical memory. Physical memory comes in two types, random access memory (RAM) and read-only memory (ROM). Typically,
More informationIntel X38 Express Chipset Memory Technology and Configuration Guide
Intel X38 Express Chipset Memory Technology and Configuration Guide White Paper January 2008 Document Number: 318469-002 INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS. NO LICENSE,
More informationADVANCED PROCESSOR ARCHITECTURES AND MEMORY ORGANISATION Lesson-17: Memory organisation, and types of memory
ADVANCED PROCESSOR ARCHITECTURES AND MEMORY ORGANISATION Lesson-17: Memory organisation, and types of memory 1 1. Memory Organisation 2 Random access model A memory-, a data byte, or a word, or a double
More informationDDR2 SDRAM SODIMM MT8HTF3264HD 256MB MT8HTF6464HD 512MB MT8HTF12864HD 1GB For component data sheets, refer to Micron s Web site: www.micron.
DDR2 SDRAM SODIMM MT8HTF3264HD 256MB MT8HTF6464HD 512MB MT8HTF12864HD 1GB For component data sheets, refer to Micron s Web site: www.micron.com 256MB, 512MB, 1GB (x64, DR): 200-Pin DDR2 SODIMM Features
More informationSemiconductor Device Technology for Implementing System Solutions: Memory Modules
Hitachi Review Vol. 47 (1998), No. 4 141 Semiconductor Device Technology for Implementing System Solutions: Memory Modules Toshio Sugano Atsushi Hiraishi Shin ichi Ikenaga ABSTRACT: New technology is producing
More informationDDR2 SDRAM SODIMM MT8HTF6464HDZ 512MB MT8HTF12864HDZ 1GB. Features. 512MB, 1GB (x64, DR) 200-Pin DDR2 SODIMM. Features
DDR SDRAM SODIMM MT8HTF6464HDZ 5MB MT8HTF864HDZ GB 5MB, GB (x64, DR) 00-Pin DDR SODIMM Features Features 00-pin, small-outline dual in-line memory module (SODIMM) Fast data transfer rates: PC-300, PC-400,
More informationADQYF1A08. DDR2-1066G(CL6) 240-Pin O.C. U-DIMM 1GB (128M x 64-bits)
General Description ADQYF1A08 DDR2-1066G(CL6) 240-Pin O.C. U-DIMM 1GB (128M x 64-bits) The ADATA s ADQYF1A08 is a 128Mx64 bits 1GB DDR2-1066(CL6) SDRAM over clocking memory module, The SPD is programmed
More informationDDR SDRAM SODIMM MT16VDDF6464H 512MB MT16VDDF12864H 1GB
SODIMM MT16VDDF6464H 512MB MT16VDDF12864H 1GB 512MB, 1GB (x64, DR) 200-Pin DDR SODIMM Features For component data sheets, refer to Micron s Web site: www.micron.com Features 200-pin, small-outline dual
More informationFeatures. DDR3 SODIMM Product Specification. Rev. 1.7 Feb. 2016
Features DDR3 functionality and operations supported as defined in the component data sheet 204pin, small-outline dual in-line memory module (SODIMM) Fast data transfer rates: DDR3-1066(PC3-8500) DDR3-1333(PC3-10600)
More informationDDR2 SDRAM SODIMM MT4HTF6464HZ 512MB. Features. 512MB (x64, SR) 200-Pin DDR2 SODIMM. Features. Figure 1: 200-Pin SODIMM (MO-224 R/C C)
DDR2 SDRAM SODIMM MT4HTF6464HZ 512MB 512MB (x64, SR) 200-Pin DDR2 SODIMM Features Features 200-pin, small-outline dual in-line memory module (SODIMM) Fast data transfer rates: PC2-3200, PC2-4200, PC2-5300,
More informationCOMPUTER HARDWARE. Input- Output and Communication Memory Systems
COMPUTER HARDWARE Input- Output and Communication Memory Systems Computer I/O I/O devices commonly found in Computer systems Keyboards Displays Printers Magnetic Drives Compact disk read only memory (CD-ROM)
More informationRAM. Overview DRAM. What RAM means? DRAM
Overview RAM In this chapter, you will learn how to Identify the different types of RAM packaging Explain the varieties of DRAM Install RAM properly Perform basic RAM troubleshooting Program Execution
More informationAN10935 Using SDR/DDR SDRAM memories with LPC32xx
Rev. 2 11 October 2010 Application note Document information Info Keywords Abstract Content LPC32x0, LPC32xx, LPC3220, LPC3230, LPC3240, LPC3250, SDR, SDRAM, DDR This application note covers hardware related
More informationDDR2 SDRAM UDIMM MT18HTF6472AY 512MB MT18HTF12872AY 1GB MT18HTF25672AY 2GB MT18HTF51272AY 4GB. Features
DDR SDRAM UDIMM MT8HTF647AY 5MB MT8HTF87AY GB MT8HTF567AY GB MT8HTF57AY 4GB 5MB, GB, GB, 4GB (x7, DR) 40-Pin DDR SDRAM UDIMM Features Features 40-pin, unbuffered dual in-line memory module Fast data transfer
More informationWhite Paper Utilizing Leveling Techniques in DDR3 SDRAM Memory Interfaces
White Paper Introduction The DDR3 SDRAM memory architectures support higher bandwidths with bus rates of 600 Mbps to 1.6 Gbps (300 to 800 MHz), 1.5V operation for lower power, and higher densities of 2
More informationWhat Every Programmer Should Know About Memory
What Every Programmer Should Know About Memory Ulrich Drepper Red Hat, Inc. drepper@redhat.com November 21, 2007 1 Introduction Abstract As CPU cores become both faster and more numerous, the limiting
More informationare un-buffered 200-Pin Double Data Rate (DDR) Synchronous DRAM Small Outline Dual In-Line Memory Module (SO-DIMM). All devices
PC2700 200 pin Unbuffered DDR SO-DIMM Based on DDR333 512Mb bit B Die device Features 200-Pin Small Outline Dual In-Line Memory Module (SO-DIMM) Unbuffered DDR SO-DIMM based on 110nm 512M bit die B device,
More informationIntel Q35/Q33, G35/G33/G31, P35/P31 Express Chipset Memory Technology and Configuration Guide
Intel Q35/Q33, G35/G33/G31, P35/P31 Express Chipset Memory Technology and Configuration Guide White Paper August 2007 Document Number: 316971-002 INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION
More informationChapter 6. Inside the System Unit. What You Will Learn... Computers Are Your Future. What You Will Learn... Describing Hardware Performance
What You Will Learn... Computers Are Your Future Chapter 6 Understand how computers represent data Understand the measurements used to describe data transfer rates and data storage capacity List the components
More informationDDR2 SDRAM SODIMM MT8HTF12864HZ 1GB MT8HTF25664HZ 2GB. Features. 1GB, 2GB (x64, SR) 200-Pin DDR2 SDRAM SODIMM. Features
DDR2 SDRAM SODIMM MT8HTF12864HZ 1GB MT8HTF25664HZ 2GB 1GB, 2GB (x64, SR) 200-Pin DDR2 SDRAM SODIMM Features Features 200-pin, small-outline dual in-line memory module (SODIMM) Fast data transfer rates:
More informationIntel 965 Express Chipset Family Memory Technology and Configuration Guide
Intel 965 Express Chipset Family Memory Technology and Configuration Guide White Paper - For the Intel 82Q965, 82Q963, 82G965 Graphics and Memory Controller Hub (GMCH) and Intel 82P965 Memory Controller
More informationChapter 2 Basic Structure of Computers. Jin-Fu Li Department of Electrical Engineering National Central University Jungli, Taiwan
Chapter 2 Basic Structure of Computers Jin-Fu Li Department of Electrical Engineering National Central University Jungli, Taiwan Outline Functional Units Basic Operational Concepts Bus Structures Software
More informationCS250 VLSI Systems Design Lecture 8: Memory
CS250 VLSI Systems esign Lecture 8: Memory John Wawrzynek, Krste Asanovic, with John Lazzaro and Yunsup Lee (TA) UC Berkeley Fall 2010 CMOS Bistable 1 0 Flip State 0 1 Cross-coupled inverters used to hold
More informationFeatures. DDR3 Unbuffered DIMM Spec Sheet
Features DDR3 functionality and operations supported as defined in the component data sheet 240-pin, unbuffered dual in-line memory module (UDIMM) Fast data transfer rates: PC3-8500, PC3-10600, PC3-12800
More informationDDR2 SDRAM SODIMM MT16HTF12864HZ 1GB MT16HTF25664HZ 2GB MT16HTF51264HZ 4GB. Features. 1GB, 2GB, 4GB (x64, DR) 200-Pin DDR2 SDRAM SODIMM.
DDR SDRAM SODIMM MT6HTF864HZ GB MT6HTF5664HZ GB MT6HTF564HZ 4GB GB, GB, 4GB (x64, DR) 00-Pin DDR SDRAM SODIMM Features Features 00-pin, small-outline dual in-line memory module (SODIMM) Fast data transfer
More informationNote: Data Rate (MT/s) CL = 3 CL = 4 CL = 5 CL = 6. t RCD (ns) t RP (ns) t RC (ns) t RFC (ns)
TwinDie DDR2 SDRAM MT47H512M4 32 Meg x 4 x 8 Banks x 2 Ranks MT47H256M8 16 Meg x 8 x 8 Banks x 2 Ranks 2Gb: x4, x8 TwinDie DDR2 SDRAM Features Features Uses two 1Gb Micron die Two ranks (includes dual
More informationChapter 7 Memory and Programmable Logic
NCNU_2013_DD_7_1 Chapter 7 Memory and Programmable Logic 71I 7.1 Introduction ti 7.2 Random Access Memory 7.3 Memory Decoding 7.5 Read Only Memory 7.6 Programmable Logic Array 77P 7.7 Programmable Array
More informationWith respect to the way of data access we can classify memories as:
Memory Classification With respect to the way of data access we can classify memories as: - random access memories (RAM), - sequentially accessible memory (SAM), - direct access memory (DAM), - contents
More informationSwitch Fabric Implementation Using Shared Memory
Order this document by /D Switch Fabric Implementation Using Shared Memory Prepared by: Lakshmi Mandyam and B. Kinney INTRODUCTION Whether it be for the World Wide Web or for an intra office network, today
More informationMemory technology evolution: an overview of system memory technologies
Memory technology evolution: an overview of system memory technologies Technology brief, 9 th edition Introduction... 2 Basic DRAM operation... 2 DRAM storage density and power consumption... 4 Memory
More informationDDR2 SDRAM UDIMM MT16HTF6464AY 512MB MT16HTF12864AY 1GB MT16HTF25664AY 2GB MT16HTF51264AY 4GB. Features
DDR SDRAM UDMM MT6HTF6464AY 5MB MT6HTF864AY GB MT6HTF5664AY GB MT6HTF564AY 4GB 5MB, GB, GB, 4GB (x64, DR) 40-Pin DDR UDMM Features Features 40-pin, unbuffered dual in-line memory module Fast data transfer
More informationDDR3 SDRAM UDIMM MT8JTF12864A 1GB MT8JTF25664A 2GB
DDR3 SDRAM UDIMM MT8JTF12864A 1GB MT8JTF25664A 2GB 1GB, 2GB (x64, SR) 240-Pin DDR3 SDRAM UDIMM Features For component data sheets, refer to Micron s Web site: www.micron.com Features DDR3 functionality
More informationDDR3 DIMM Slot Interposer
DDR3 DIMM Slot Interposer DDR3-1867 Digital Validation High Speed DDR3 Digital Validation Passive 240-pin DIMM Slot Interposer Custom Designed for Agilent Logic Analyzers Compatible with Agilent Software
More informationDDR4 Memory Technology on HP Z Workstations
Technical white paper DDR4 Memory Technology on HP Z Workstations DDR4 is the latest memory technology available for main memory on mobile, desktops, workstations, and server computers. DDR stands for
More informationConfiguring Memory on the HP Business Desktop dx5150
Configuring Memory on the HP Business Desktop dx5150 Abstract... 2 Glossary of Terms... 2 Introduction... 2 Main Memory Configuration... 3 Single-channel vs. Dual-channel... 3 Memory Type and Speed...
More informationDQ0 DQ1 DQ2 DQ3 DQ4 DQ5 DQ6 DQ7 WE# RAS# A0 A1 A2 A3
MEG x 6 MT4CM6C3, MT4LCM6C3 For the latest data sheet revisions, please refer to the Micron Web site: www.micron.com/datasheets FEATURES JEDEC- and industry-standard x6 timing, functions, pinouts, and
More informationCHAPTER 7: The CPU and Memory
CHAPTER 7: The CPU and Memory The Architecture of Computer Hardware, Systems Software & Networking: An Information Technology Approach 4th Edition, Irv Englander John Wiley and Sons 2010 PowerPoint slides
More informationLecture 9: Memory and Storage Technologies
CS61: Systems Programming and Machine Organization Harvard University, Fall 2009 Lecture 9: Memory and Storage Technologies October 1, 2009 Announcements Lab 3 has been released! You are welcome to switch
More informationComputer Organization and Architecture. Characteristics of Memory Systems. Chapter 4 Cache Memory. Location CPU Registers and control unit memory
Computer Organization and Architecture Chapter 4 Cache Memory Characteristics of Memory Systems Note: Appendix 4A will not be covered in class, but the material is interesting reading and may be used in
More informationDDR SDRAM Small-Outline DIMM MT16VDDF6464H 512MB MT16VDDF12864H 1GB
Features DDR SDRAM Small-Outline DIMM MT16VDDF6464H 512MB MT16VDDF12864H 1GB For the latest component data sheet, refer to the Micron's Web site: www.micron.com/products/modules Features 200-pin, small-outline,
More informationChapter 2 Logic Gates and Introduction to Computer Architecture
Chapter 2 Logic Gates and Introduction to Computer Architecture 2.1 Introduction The basic components of an Integrated Circuit (IC) is logic gates which made of transistors, in digital system there are
More informationGETTING STARTED WITH PROGRAMMABLE LOGIC DEVICES, THE 16V8 AND 20V8
GETTING STARTED WITH PROGRAMMABLE LOGIC DEVICES, THE 16V8 AND 20V8 Robert G. Brown All Rights Reserved August 25, 2000 Alta Engineering 58 Cedar Lane New Hartford, CT 06057-2905 (860) 489-8003 www.alta-engineering.com
More informationTechnical Note. Micron NAND Flash Controller via Xilinx Spartan -3 FPGA. Overview. TN-29-06: NAND Flash Controller on Spartan-3 Overview
Technical Note TN-29-06: NAND Flash Controller on Spartan-3 Overview Micron NAND Flash Controller via Xilinx Spartan -3 FPGA Overview As mobile product capabilities continue to expand, so does the demand
More information-80E PC2-6400 800 800 533 400 12.5 12.5 55-667 PC2-5300 667 533 400 15 15 55-53E PC2-4200 533 400 15 15 55
SDRAM FBDIMM MT18HTF12872FDZ 1GB MT18HTF25672FDZ 2GB 1GB, 2GB (x72, DR) 240-Pin SDRAM FBDIMM Features Features 240-pin, fully buffered dual in-line memory module (FBDIMM) Fast data transfer rates: PC2-4200,
More informationLogical Operations. Control Unit. Contents. Arithmetic Operations. Objectives. The Central Processing Unit: Arithmetic / Logic Unit.
Objectives The Central Processing Unit: What Goes on Inside the Computer Chapter 4 Identify the components of the central processing unit and how they work together and interact with memory Describe how
More informationSamsung DDR4 SDRAM DDR4 SDRAM
Samsung DDR4 SDRAM The new generation of high-performance, power-efficient memory that delivers greater reliability for enterprise applications DDR4 SDRAM An optimized memory for enterprise-level workloads
More informationDDR2 SDRAM FBDIMM MT36HTF25672F 2GB MT36HTF51272F 4GB. Features. 2GB, 4GB (x72, DR) 240-Pin DDR2 SDRAM FBDIMM. Features
SDRAM FBDIMM MT36HTF25672F 2GB MT36HTF51272F 4GB 2GB, 4GB (x72, DR) 240-Pin SDRAM FBDIMM Features Features 240-pin, fully buffered DIMM (FBDIMM) Fast data transfer rates: PC2-4200, PC2-5300, or PC2-6400
More informationThe Central Processing Unit:
The Central Processing Unit: What Goes on Inside the Computer Chapter 4 Objectives Identify the components of the central processing unit and how they work together and interact with memory Describe how
More informationAdvanced Computer Architecture-CS501. Computer Systems Design and Architecture 2.1, 2.2, 3.2
Lecture Handout Computer Architecture Lecture No. 2 Reading Material Vincent P. Heuring&Harry F. Jordan Chapter 2,Chapter3 Computer Systems Design and Architecture 2.1, 2.2, 3.2 Summary 1) A taxonomy of
More informationNTE2053 Integrated Circuit 8 Bit MPU Compatible A/D Converter
NTE2053 Integrated Circuit 8 Bit MPU Compatible A/D Converter Description: The NTE2053 is a CMOS 8 bit successive approximation Analog to Digital converter in a 20 Lead DIP type package which uses a differential
More informationDDR2 SDRAM FBDIMM MT18HTF12872FD 1GB MT18HTF25672FD 2GB. Features. 1GB, 2GB (x72, DR) 240-Pin DDR2 SDRAM FBDIMM. Features
SDRAM FBDIMM MT18HTF12872FD 1GB MT18HTF25672FD 2GB 1GB, 2GB (x72, DR) 240-Pin SDRAM FBDIMM Features Features 240-pin, fully buffered dual in-line memory module (FBDIMM) Fast data transfer rates: PC2-4200,
More informationAUTOMATIC NIGHT LAMP WITH MORNING ALARM USING MICROPROCESSOR
AUTOMATIC NIGHT LAMP WITH MORNING ALARM USING MICROPROCESSOR INTRODUCTION This Project "Automatic Night Lamp with Morning Alarm" was developed using Microprocessor. It is the Heart of the system. The sensors
More informationSemiconductor Memories
Semiconductor Memories Semiconductor memories array capable of storing large quantities of digital information are essential to all digital systems Maximum realizable data storage capacity of a single
More informationMICROPROCESSOR AND MICROCOMPUTER BASICS
Introduction MICROPROCESSOR AND MICROCOMPUTER BASICS At present there are many types and sizes of computers available. These computers are designed and constructed based on digital and Integrated Circuit
More informationVcc DQ1 DQ2 DQ3 DQ4 Vcc DQ5 DQ6 DQ7 DQ8 NC. NC NC WE# RAS# NC NC A0 A1 A2 A3 Vcc
TECHNOLOGY INC. MEG x 6 DRAM MT4CM6E5 MT4LCM6E5 FEATURES JEDEC- and industry-standard x6 timing functions pinouts and packages High-performance CMOS silicon-gate process Single power supply (+3.3 ±.3 or
More informationOpenSPARC T1 Processor
OpenSPARC T1 Processor The OpenSPARC T1 processor is the first chip multiprocessor that fully implements the Sun Throughput Computing Initiative. Each of the eight SPARC processor cores has full hardware
More informationBasic Computer Organization
Chapter 2 Basic Computer Organization Objectives To provide a high-level view of computer organization To describe processor organization details To discuss memory organization and structure To introduce
More informationDDR2 SDRAM FBDIMM MT36HTF51272FDZ 4GB. Features. 4GB (x72, QR) 240-Pin DDR2 SDRAM FBDIMM. Features. Features (Continued)
SDRAM FBDIMM MT36HTF51272FDZ 4GB 4GB (x72, QR) 240-Pin SDRAM FBDIMM Features Features 240-pin, fully buffered DIMM (FBDIMM) Fast data transfer rates: PC2-4200, PC2-5300, or PC2-6400 4GB (512 Meg x 72)
More informationDDR2 SDRAM FBDIMM MT9HTF6472F 512MB MT9HTF12872F 1GB. Features. 512MB, 1GB (x72, SR) 240-Pin DDR2 SDRAM FBDIMM. Features
SDRAM FBDIMM MT9HTF6472F 512MB MT9HTF12872F 1GB 512MB, 1GB (x72, SR) 240-Pin SDRAM FBDIMM Features Features 240-pin, fully buffered DIMM (FBDIMM) Fast data transfer rates: PC2-4200, PC2-5300, or PC2-6400
More information361 Computer Architecture Lecture 14: Cache Memory
1 361 Computer Architecture Lecture 14 Memory cache.1 The Motivation for s Memory System Processor DRAM Motivation Large memories (DRAM) are slow Small memories (SRAM) are fast Make the average access
More information{The Non-Volatile Memory Technology Database (NVMDB)}, UCSD-CSE Techreport CS2015-1011
The Non-Volatile Memory Technology Database (NVMDB) UCSD-CSE Techreport CS2015-1011 Kosuke Suzuki Fujitsu Laboratories Ltd. kosuzuki@jp.fujitsu.com Steven Swanson UC San Diego swanson@cs.ucsd.edu Flash,
More informationDual DIMM DDR2 and DDR3 SDRAM Interface Design Guidelines
Dual DIMM DDR2 and DDR3 SDRAM Interface Design Guidelines May 2009 AN-444-1.1 This application note describes guidelines for implementing dual unbuffered DIMM DDR2 and DDR3 SDRAM interfaces. This application
More informationObjectives. Units of Memory Capacity. CMPE328 Microprocessors (Spring 2007-08) Memory and I/O address Decoders. By Dr.
CMPE328 Microprocessors (Spring 27-8) Memory and I/O address ecoders By r. Mehmet Bodur You will be able to: Objectives efine the capacity, organization and types of the semiconductor memory devices Calculate
More informationChapter 2: Computer-System Structures. Computer System Operation Storage Structure Storage Hierarchy Hardware Protection General System Architecture
Chapter 2: Computer-System Structures Computer System Operation Storage Structure Storage Hierarchy Hardware Protection General System Architecture Operating System Concepts 2.1 Computer-System Architecture
More informationLecture 3: Modern GPUs A Hardware Perspective Mohamed Zahran (aka Z) mzahran@cs.nyu.edu http://www.mzahran.com
CSCI-GA.3033-012 Graphics Processing Units (GPUs): Architecture and Programming Lecture 3: Modern GPUs A Hardware Perspective Mohamed Zahran (aka Z) mzahran@cs.nyu.edu http://www.mzahran.com Modern GPU
More informationIntroduction to Microprocessors
Introduction to Microprocessors Yuri Baida yuri.baida@gmail.com yuriy.v.baida@intel.com October 2, 2010 Moscow Institute of Physics and Technology Agenda Background and History What is a microprocessor?
More informationMICROPROCESSOR. Exclusive for IACE Students www.iace.co.in iacehyd.blogspot.in Ph: 9700077455/422 Page 1
MICROPROCESSOR A microprocessor incorporates the functions of a computer s central processing unit (CPU) on a single Integrated (IC), or at most a few integrated circuit. It is a multipurpose, programmable
More information