DQ0 DQ1 DQ2 DQ3 DQ4 DQ5 DQ6 DQ7 WE# RAS# A0 A1 A2 A3

Size: px
Start display at page:

Download "DQ0 DQ1 DQ2 DQ3 DQ4 DQ5 DQ6 DQ7 WE# RAS# A0 A1 A2 A3"

Transcription

1 MEG x 6 MT4CM6C3, MT4LCM6C3 For the latest data sheet revisions, please refer to the Micron Web site: FEATURES JEDEC- and industry-standard x6 timing, functions, pinouts, and packages High-performance, low-power CMOS silicon-gate process Single power supply (+3.3 ±.3 or 5 ±.5) All inputs, outputs and clocks are TTL-compatible Refresh modes: -ONLY, CAS#-BEFORE- (CBR) and HIDDEN Optional self refresh (S) for low-power data retention BYTE WRITE and BYTE READ access cycles,24-cycle refresh ( row, column addresses) FAST-PAGE-MODE (FPM) access OPTIONS MARKING oltage 3.3 LC 5 C Packages Plastic SOJ (4 mil) Plastic TSOP (4 mil) DJ TG Timing 5ns access -5 6ns access -6 Refresh Rates Standard Refresh (6ms period) None Self Refresh (28ms period) S 2 Operating Temperature Range Commercial ( o C to +7 o C) None Extended (-2 o C to +8 o C) ET 3 Part Number Example: MT4LCM6C3DJ-5 NOTE:. The third field distinguishes the low voltage offering: LC designates CC = 3.3 and C designates CC = Contact factory for availability. 3. Available only on MT4CM6C3 (5) KEY TIMING PARAMETERS SPEED t RC t RAC t PC t AA t CAC t RP -5 84ns 5ns 2ns 25ns 5ns 3ns -6 ns 6ns 35ns 3ns 5ns 4ns CC DQ DQ DQ2 DQ3 CC DQ4 DQ5 DQ6 DQ7 A A A2 A3 CC PIN ASSIGNMENT (Top iew) 42-Pin SOJ SS DQ5 DQ4 DQ3 DQ2 SS DQ DQ DQ9 DQ8 CASL# CASH# OE# A9 A8 A7 A6 A5 A4 SS CC DQ DQ DQ2 DQ3 CC DQ4 DQ5 DQ6 DQ7 A A A2 A3 CC 44/5-Pin TSOP NOTE: The # symbol indicates signal is active LOW. MEG x 6 PART NUMBERS PART NUMBER SUPPLY PACKAGE REFRESH MT4LCM6C3DJ SOJ Standard MT4LCM6C3DJ-6 S 3.3 SOJ Self MT4LCM6C3TG TSOP Standard MT4LCM6C3TG-6 S 3.3 TSOP Self MT4CM6C3DJ-6 5 SOJ Standard MT4CM6C3TG-6 5 TSOP Standard GENERAL DESCRIPTION The Meg x 6 DRAM is a randomly accessed, solidstate memory containing 6,777,26 bits organized in a x6 configuration. The Meg x 6 DRAM has both BYTE WRITE and WORD WRITE access cycles via two CAS# pins (CASL# and CASH#). These function identically to a single CAS# on other DRAMs in that either CASL# or CASH# will generate an internal CAS#. The CAS# function and timing are determined by the first CAS# (CASL# or CASH#) to transition LOW and SS DQ5 DQ4 DQ3 DQ2 SS DQ DQ DQ9 DQ8 CASL# CASH# OE# A9 A8 A7 A6 A5 A4 SS Meg x 6 Micron Technology, Inc., reserves the right to change products or specifications without notice. D5_5_B.p65 Rev. B; Pub 3/ 2, Micron Technology, Inc.

2 MEG x 6 GENERAL DESCRIPTION (continued) the last CAS# to transition back HIGH. Use of only one of the two results in a BYTE access cycle. CASL# transitioning LOW selects an access cycle for the lower byte (DQ-DQ7), and CASH# transitioning LOW selects an access cycle for the upper byte (DQ8-DQ5). Each bit is uniquely addressed through the 2 address bits during READ or WRITE cycles. These are entered ten bits (A-A9) at a time. is used to latch the first ten bits and CAS# the latter ten bits. The CAS# function is determined by the first CAS# (CASL# or CASH#) to transition LOW and the last one to transition back HIGH. The CAS# function also determines whether the cycle will be a refresh cycle (-ONLY) or an active cycle (READ, WRITE, or READ-WRITE) once goes LOW. The CASL# and CASH# inputs internally generate a CAS# signal that functions identically to a single CAS# input on other DRAMs. The key difference is that each CAS# input (CASL# and CASH#) controls its corre- sponding DQ tristate logic (in conjunction with OE# and ). CASL# controls DQ-DQ7 and CASH# controls DQ8-DQ5. The two CAS# controls give the Meg x 6 DRAM BYTE WRITE cycle capabilities. A logic HIGH on dictates read mode, while a logic LOW on dictates write mode. During a WRITE cycle, data-in (D) is latched by the falling edge of or CAS, whichever occurs last. Taking LOW will initiate a WRITE cycle, selecting DQ-DQ5. If goes LOW prior to CAS# going LOW, the output pin(s) remain open (High-Z) until the next CAS# cycle. If goes LOW after CAS# goes LOW and data reaches the output pins, data-out (Q) is activated and retains the selected cell data as long as CAS# and OE# remain LOW (regardless of or ). This late pulse results in a READ-WRITE cycle. The 6 data inputs and 6 data outputs are routed through 6 pins using common I/O. Pin direction is controlled by OE# and. FUTIONAL BLOCK DIAGRAM CASL# CASH# CAS# -IN BUFFER DQ NO. 2 CLOCK GENERATOR 6 DQ5 A A A2 A3 A4 A5 A6 A7 A8 A9 COLUMN- ADDRESS BUFFER REFRESH CONTROLLER REFRESH COUNTER - ADDRESS BUFFERS () DECODER,24 COLUMN DECODER,24 SENSE AMPLIFIERS I/O GATING,24 x 6 6,24 x,24 x 6 MEMORY ARRAY -OUT BUFFER 6 OE# NO. CLOCK GENERATOR DD SS 2 Meg x 6 Micron Technology, Inc., reserves the right to change products or specifications without notice. D5_5_B.p65 Rev. B; Pub 3/ 2, Micron Technology, Inc.

3 MEG x 6 FAST PAGE MODE ACCESS (continued) The MT4LCM6C3 must be refreshed periodically in order to retain stored data. FAST PAGE MODE ACCESS FAST-PAGE-MODE operations allow faster data operations (READ, WRITE or READ-MODIFY-WRITE) within a row-address-defined (A-A9) page boundary. The FAST-PAGE-MODE cycle is always initiated with a row address strobed in by, followed by a column address strobed in by CAS#. Additional columns may be accessed by providing valid column addresses, strobing CAS# and holding LOW, thus executing faster memory cycles. Returning HIGH terminates the FAST-PAGE-MODE operation. Returning and CAS# HIGH terminates a memory cycle and decreases chip current to a reduced standbylevel. The chip is also preconditioned for the next cycle during the HIGH time. Memory cell data is retained in its correct state by maintaining power and executing any cycle (READ, WRITE) or REFRESH cycle ( ONLY, CBR or HIDDEN) so that all,24 combinations of addresses (A-A9) are executed at least every 6ms (28ms on the S version), regardless of sequence. The CBR REFRESH cycle will also invoke the refresh counter and controller for row-address control. BYTE ACCESS CYCLE The BYTE WRITEs and BYTE READs are determined by the use of CASL# and CASH#. Enabling CASL# will select a lower byte access (DQ-DQ7), while enabling CASH# will select an upper byte access (DQ-DQ5). Enabling both CASL# and CASH# selects a WORD WRITE cycle. The Meg x 6 DRAM may be viewed as two Meg x 8 DRAMs that have common input controls, with the exception of the CAS# inputs. Figure illustrates the BYTE WRITE and WORD WRITE cycles. Figure 2 illustrates BYTE READ and WORD READ cycles. WORD WRITE LOWER BYTE WRITE CASL# CASH# LOWER BYTE (DQ-DQ7) OF WORD STORED INPUT INPUT STORED STORED INPUT INPUT STORED UPPER BYTE (DQ8-DQ5) OF WORD ADDRESS ADDRESS = NOT EFFECTIE (DON'T CARE) Figure WORD and BYTE WRITE Example 3 Meg x 6 Micron Technology, Inc., reserves the right to change products or specifications without notice. D5_5_B.p65 Rev. B; Pub 3/ 2, Micron Technology, Inc.

4 MEG x 6 Additionally, both bytes must always be of the same mode of operation if both bytes are active. A CAS# precharge must be satisfied prior to changing modes of operation between the upper and lower bytes. For example, an EARLY WRITE on one byte and a LATE WRITE on the other byte are not allowed during the same cycle. However, an EARLY WRITE on one byte and a LATE WRITE on the other byte, after a CAS# precharge has been satisfied, are permissible. DRAM REFRESH Preserve correct memory cell data by maintaining power and executing any cycle (READ, WRITE) or REFRESH cycle (-ONLY, CBR or HIDDEN) so that all,24 combinations of addresses are executed within t REF (MA), regardless of sequence. The CBR and ETENDED and SELF REFRESH cycles will invoke the internal refresh counter for automatic addressing. An optional self refresh mode is available on the S version. The self refresh feature is initiated by performing a CBR REFRESH cycle and holding LOW for the specified t RASS. The S option allows the user the choice of a fully static, low-power data retention mode or a dynamic refresh mode at the extended refresh period of 28ms, or 25µs per row, when using a distributed CBR REFRESH. This refresh rate can be applied during normal operation, as well as during a standby or battery backup mode. The self refresh mode is terminated by driving HIGH for a minimum time of t RPS. This delay allows for the completion of any internal refresh cycles that may be in process at the time of the LOWto-HIGH transition. If the DRAM controller uses a distributed CBR refresh sequence, a burst refresh is not required upon exiting self refresh. However, if the DRAM controller utilizes a -ONLY or burst CBR refresh sequence, all,24 rows must be refreshed using a minimum t RC refresh rate prior to resuming normal operation. STANDBY Returning and CAS# HIGH terminates a memory cycle and decreases chip current to a reduced standby level. The chip is preconditioned for the next cycle during the HIGH time. WORD READ LOWER BYTE READ CASL# CASH# LOWER BYTE (DQ-DQ7) OF WORD STORED OUTPUT OUTPUT STORED STORED OUTPUT OUTPUT STORED UPPER BYTE (DQ8-DQ5) OF WORD ADDRESS ADDRESS Z = High-Z Figure 2 WORD and BYTE READ Example 4 Meg x 6 Micron Technology, Inc., reserves the right to change products or specifications without notice. D5_5_B.p65 Rev. B; Pub 3/ 2, Micron Technology, Inc.

5 MEG x 6 ABSOLUTE MAIMUM RATINGS* oltage on CC Pin Relative to SS to TO +7 oltage on, Inputs or I/O Pins Relative to SS to TO +7 Operating Temperature T A (commercial)... C to +7 C T A (extended "ET") C to +8 C Storage Temperature (plastic) C to +5 C Power Dissipation... W *Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. DC ELECTRICAL CHARACTERISTICS AND OPERATING CONDITIONS (Notes:, 5, 6; notes can be found on page 9); CC (MIN) CC CC (MA) PARAMETER/CONDITION NOTES SUPPLY OLTAGE CC INPUT HIGH OLTAGE: alid Logic ; All inputs, I/Os and any IH CC + INPUT LOW OLTAGE: alid Logic ; All inputs, I/Os and any INPUT LEAKAGE CURRENT: Any input at IN ( IN CC +.3); II µa All other pins not under test = OUTPUT HIGH OLTAGE: IOUT = -2mA OH OUTPUT LOW OLTAGE: IOUT = 2mA OL.4.4 OUTPUT LEAKAGE CURRENT: Any output at OUT [ OUT CC (MA)]; IOZ µa DQ is disabled and in High-Z state 5 Meg x 6 Micron Technology, Inc., reserves the right to change products or specifications without notice. D5_5_B.p65 Rev. B; Pub 3/ 2, Micron Technology, Inc.

6 MEG x 6 ICC OPERATING CONDITIONS AND MAIMUM LIMITS (Notes:, 2, 3, 5, 6; notes can be found on page 9); CC (MIN) CC CC (MA) PARAMETER/CONDITION SYMBOL SPEED UNITS NOTES STANDBY CURRENT: TTL ICC ALL 2 ma ( = CAS# = IH) STANDBY CURRENT: CMOS (non- S version only) ICC2 ALL 5 5 µa ( = CAS# = other inputs = CC -.2) STANDBY CURRENT: CMOS ( S version only) ICC2 ALL 5 5 µa ( = CAS# = other inputs = CC -.2) OPERATING CURRENT: Random READ/WRITE Average power supply current ICC ma 23 (, CAS#, address cycling: t RC = t RC [MIN]) OPERATING CURRENT: FAST PAGE MODE -5 2 Average power supply current ICC4-6 9 ma 23 ( =, CAS#, address cycling: t PC = t PC [MIN]) REFRESH CURRENT: -ONLY Average power supply current ICC ma ( cycling, CAS# = IH: t RC = t RC [MIN]) REFRESH CURRENT: CBR Average power supply current ICC ma 4, 7 (, CAS#, address cycling: t RC = t RC [MIN]) REFRESH CURRENT: Extended ( S version only) Average power supply current: CAS# =.2 or CBR cycling; ICC7 ALL 3 3 µa 4, 7 = t RAS (MIN); = CC -.2; A-A, OE# and DIN = CC -.2 or.2 (DIN may be left open) REFRESH CURRENT: Self ( S version only) Average power supply current: CBR with ICC8 ALL 3 3 µa 4, 7 t RASS (MIN) and CAS# held LOW; = CC -.2; A-A, OE# and DIN = CC -.2 or.2 (DIN may be left open) CAPACITAE (Note: 2; notes can be found on page 9); PARAMETER SYMBOL MA UNITS Input Capacitance: Addresses CI 5 pf Input Capacitance:, CASL#, CASH#,, OE# CI2 7 pf Input/Output Capacitance: DQ CIO 7 pf 6 Meg x 6 Micron Technology, Inc., reserves the right to change products or specifications without notice. D5_5_B.p65 Rev. B; Pub 3/ 2, Micron Technology, Inc.

7 MEG x 6 AC ELECTRICAL CHARACTERISTICS (Notes: 5, 6, 7, 8, 9,,, 2; notes can be found on page 9); CC (MIN) CC CC (MA) AC CHARACTERISTICS PARAMETER NOTES Access time from column address t AA 25 3 ns Column-address hold time (referenced to ) t AR ns Column-address setup time t ASC ns 27 Row-address setup time t ASR ns Column address to delay time t AWD ns 8 Access time from CAS t CAC 5 5 ns 29 Column-address hold time t CAH 8 ns 27 CAS# pulse width t CAS 8,, ns 32, 35 CAS# LOW to Don t Care during Self Refresh t CHD 5 5 ns CAS# hold time (CBR Refresh) t CHR 8 ns 4, 28 Last CAS# going LOW to first CAS# to return HIGH t CLCH ns 3 CAS# to output in Low-Z t CLZ ns 26, 29 CAS# precharge time t CP 8 5 ns 3 Access time from CAS# precharge t CPA ns 28 CAS# to precharge time t CRP 5 5 ns 28 CAS# hold time t CSH ns 28 CAS# setup time (CBR Refresh) t CSR 5 5 ns 4, 27 CAS# to delay time t CWD ns 8, 27 WRITE command to CAS# lead time t CWL 8 ns 23, 29 Data-in hold time t DH 8 ns 9, 29 Data-in setup time t DS ns 9, 29 Output disable t OD 2 5 ns 7, 26, 29 Output enable t OE 2 5 ns 22 OE# hold time from during t OEH 8 ns 2 READ-MODIFY-WRITE cycle Output buffer turn-off delay t OFF 2 5 ns, 7, 23 OE# setup prior to during HIDDEN Refresh cycle t ORD ns FAST-PAGE-MODE READ or WRITE cycle time t PC 2 25 ns 3 FAST-PAGE-MODE READ-WRITE cycle time t PRWC ns 3 Access time from t RAC 5 6 ns to column-address delay time t RAD 9 2 ns 2 Row-address hold time t RAH 9 ns pulse width t RAS 5, 6, ns pulse width (FAST PAGE MODE) t RASP 5 25, 6 25, ns pulse width (Self Refresh) t RASS µs Random READ or WRITE cycle time t RC 84 4 ns to CAS# delay time t RCD 4 ns 4, 27 READ command hold time (referenced to CAS) t RCH ns 6, 28 READ command setup time t RCS ns 27 Refresh period (,24 cycles) t REF 6 6 ms Refresh period (,24 cycles) S version t REF ms precharge time t RP 3 4 ns to CAS# precharge time t RPC 5 5 ns precharge time (Self Refresh) t RPS 9 5 ns READ command hold time (referenced to ) t RRH ns 6 hold time t RSH 3 5 ns 36 READ-WRITE cycle time t RWC 6 4 ns 7 Meg x 6 Micron Technology, Inc., reserves the right to change products or specifications without notice. D5_5_B.p65 Rev. B; Pub 3/ 2, Micron Technology, Inc.

8 MEG x 6 AC ELECTRICAL CHARACTERISTICS (Notes: 5, 6, 7, 8, 9,,, 2; notes can be found on page 9); CC (MIN) CC CC (MA) AC CHARACTERISTICS PARAMETER NOTES to delay time t RWD ns 8 WRITE command to lead time t RWL 3 5 ns Transition time (rise or fall) t T ns WRITE command hold time t WCH 8 ns 36 WRITE command hold time (referenced to ) t WCR ns command setup time t WCS ns 8, 27 WRITE command pulse width t WP 5 5 ns hold time (CBR Refresh) t WRH 8 ns setup time (CBR Refresh) t WRP 8 ns 8 Meg x 6 Micron Technology, Inc., reserves the right to change products or specifications without notice. D5_5_B.p65 Rev. B; Pub 3/ 2, Micron Technology, Inc.

9 MEG x 6 NOTES. All voltages referenced to SS. 2. This parameter is sampled. CC = +3.3 or 5.; f = MHz. 3. ICC is dependent on output loading. Specified values are obtained with minimum cycle time and the output open. 4. Enables on-chip refresh and address counters. 5. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range ( C T A 7 C) for commercial and (-2 C T A 8 C) for extended ET is ensured. 6. An initial pause of µs is required after powerup, followed by eight refresh cycles (- ONLY or CBR), before proper device operation is ensured. The eight cycle wake-ups should be repeated any time the t REF refresh requirement is exceeded. 7. AC characteristics assume t T = 5ns. 8. IH (MIN) and (MA) are reference levels for measuring timing of input signals. Transition times are measured between IH and (or between and IH). 9. In addition to meeting the transition rate specification, all input signals must transit between IH and (or between and IH) in a monotonic manner.. If CAS# = IH, data output is High-Z.. If CAS# =, data output may contain data from the last valid READ cycle. 2. Measured with a load equivalent to two TTL gates, pf and OL =.8 and OH = If CAS# is LOW at the falling edge of, Q will be maintained from the previous cycle. To initiate a new cycle and clear the Q buffer, CAS# must be pulsed HIGH for t CP. 4. The t RCD (MA) limit is no longer specified. t RCD (MA) was specified as a reference point only. If t RCD was greater than the specified t RCD (MA) limit, then access time was controlled exclusively by t CAC ( t RAC [MIN] no longer applied). With or without the t RCD limit, t AA and t CAC must always be met. 5. The t RAD (MA) limit is no longer specified. t RAD (MA) was specified as a reference point only. If t RAD was greater than the specified t RAD (MA) limit, then access time was controlled exclusively by t AA ( t RAC and t CAC no longer applied). With or without the t RAD (MA) limit, t AA, t RAC, and t CAC must always be met. 6. Either t RCH or t RRH must be satisfied for a READ cycle. 7. t OFF (MA) defines the time at which the output achieves the open circuit condition; it is not a reference to OH or OL. 8. t WCS, t RWD, t AWD, and t CWD are restrictive operating parameters in LATE WRITE and READ- MODIFY-WRITE cycles only. If t WCS ³ t WCS (MIN), the cycle is an EARLY WRITE cycle and the data out-put will remain an open circuit throughout the entire cycle. If t RWD ³ t RWD (MIN), t AWD ³ t AWD (MIN) and t CWD ³ t CWD (MIN), the cycle is a READ WRITE and the data output will contain data read from the selected cell. If neither of the above conditions is met, the state of Q (at access time and until CAS# or OE# goes back to IH) is indeterminate. OE# held HIGH and taken LOW after CAS# goes LOW result in a LATE WRITE (OE#-controlled) cycle. 9. These parameters are referenced to CAS# leading edge in EARLY WRITE cycles and leading edge in LATE WRITE or READ-MODIFY-WRITE cycles. 2. During a READ cycle, if OE# is LOW then taken HIGH before CAS# goes HIGH, Q goes open. If OE# is tied permanently LOW, LATE WRITE and READ-MODIFY-WRITE operations are not permissible and should not be attempted. 2. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case, = LOW and OE# = HIGH. 22. All other inputs at.2 or CC Column address changed once each cycle. 24. LATE WRITE and READ-MODIFY-WRITE cycles must have both t OD and t OEH met (OE# HIGH during WRITE cycle) in order to ensure that the output buffers will be open during the WRITE cycle. The DQs will provide the previously read data if CAS# remains LOW and OE# is taken back LOW after t OEH is met. If CAS# goes HIGH prior to OE# going back LOW, the DQs will remain open. 25. The DQs open during READ cycles once t OD or t OFF occur. 26. The 3ns minimum is a parameter guaranteed by design. 27. The first CASx edge to transition LOW. 28. The last CASx edge to transition HIGH. 29. Output parameter (DQx) is referenced to corresponding CAS# input; DQ-DQ7 by CASL# and DQ8-DQ5 by CASH#. 3. Last falling CASx edge to first rising CASx edge. 3. Last rising CASx edge to next cycle s last rising CASx edge. 9 Meg x 6 Micron Technology, Inc., reserves the right to change products or specifications without notice. D5_5_B.p65 Rev. B; Pub 3/ 2, Micron Technology, Inc.

10 MEG x 6 NOTES (continued) 32. Last rising CASx edge to first falling CASx edge. 33. First DQs controlled by the first CASx to go LOW. 34. Last DQs controlled by the last CASx to go HIGH. 35. Each CASx must meet minimum pulse width. 36. Last CASx to go LOW. 37. All DQs controlled, regardless CASL# and CASH#. 38. If OE# is tied permanently LOW, LATE WRITE, or READ-MODIFY-WRITE operations are not permissible and should not be attempted. Meg x 6 Micron Technology, Inc., reserves the right to change products or specifications without notice. D5_5_B.p65 Rev. B; Pub 3/ 2, Micron Technology, Inc.

11 MEG x 6 READ CYCLE t RC t RAS t RP IH t CSH t RSH t RRH t CRP t RCD t CAS t CLCH CASL#/CASH# IH t RAD t AR tcah t ASR t RAH t ASC ADDR IH COLUMN t RCS t RCH IH t AA t RAC t CAC t OFF t CLZ DQ IOH IOL ALID toe tod OE# IH DON T CARE UNDEFINED TIMING PARAMETERS t AA 25 3 ns t AR ns t ASC ns t ASR ns t CAC 5 5 ns t CAH 8 ns t CAS 8,, ns t CLCH ns t CLZ ns t CRP 5 5 ns t CSH ns t OD 2 5 ns t OFF 2 5 ns t RAC 5 6 ns t RAD 9 2 ns t RAH 9 ns t RAS 5, 6, ns t RC 84 4 ns t RCD 4 ns t RCH ns t RCS ns t RP 3 4 ns t RRH ns t RSH 3 5 ns t OE 2 5 ns Meg x 6 Micron Technology, Inc., reserves the right to change products or specifications without notice. D5_5_B.p65 Rev. B; Pub 3/ 2, Micron Technology, Inc.

12 MEG x 6 EARLY WRITE CYCLE t RC t RAS trp IH t CSH t RSH t CRP t RCD t CAS t CLCH CASL#/CASH# IH t AR t RAD t ASR t RAH t ASC t CAH ADDR IH COLUMN t CWL t RWL t WCR t WCS t WCH t WP IH t DS t DH DQ IOH IOL ALID OE# IH DON T CARE UNDEFINED TIMING PARAMETERS t AR ns t ASC ns t ASR ns t CAH 8 ns t CAS 8,, ns t CLCH ns t CRP 5 5 ns t CSH ns t CWL 8 ns t DH 8 ns t DS ns t RAD 9 2 ns t RAH 9 ns t RAS 5, 6, ns t RC 84 4 ns t RCD 4 ns t RP 3 4 ns t RSH 3 5 ns t RWL 3 5 ns t WCH 8 ns t WCR ns t WCS ns t WP 5 5 ns 2 Meg x 6 Micron Technology, Inc., reserves the right to change products or specifications without notice. D5_5_B.p65 Rev. B; Pub 3/ 2, Micron Technology, Inc.

13 MEG x 6 READ-WRITE CYCLE (LATE WRITE and READ-MODIFY-WRITE cycles) t RWC t RAS trp IH t CSH t RSH t CRP t RCD t CAS t CLCH CASL#/CASH# IH t AR t RAD t ASR t RAH t ASC t CAH ADDR IH COLUMN t RWD t CWL t RCS t CWD t AWD t RWL t WP IH t AA t RAC t CAC t DS t DH t CLZ DQ IOH IOL ALID D OUT ALID D IN t OE t OD t OEH OE# IH DON T CARE UNDEFINED TIMING PARAMETERS t AA 25 3 ns t AR ns t ASC ns t ASR ns t AWD ns t CAC 5 5 ns t CAH 8 ns t CAS 8,, ns t CLCH ns t CLZ ns t CRP 5 5 ns t CSH ns t CWD ns t CWL 8 ns t DH 8 ns t DS ns t OD 2 5 ns t OE 2 5 ns t OEH 8 ns t RAC 5 6 ns t RAD 9 2 ns t RAH 9 ns t RAS 5, 6, ns t RCD 4 ns t RCS ns t RP 3 4 ns t RSH 3 5 ns t RWC 6 4 ns t RWD ns t RWL 3 5 ns t WP 5 5 ns 3 Meg x 6 Micron Technology, Inc., reserves the right to change products or specifications without notice. D5_5_B.p65 Rev. B; Pub 3/ 2, Micron Technology, Inc.

14 MEG x 6 FAST-PAGE-MODE READ CYCLE t RASP t RP IH t CSH t PC t RSH t CRP t RCD t CAS, t CLCH t CP t CAS, t CLCH t CP t CAS, t CLCH t CP CASL#/CASH# IH t AR t RAD t ASR t RAH t ASC t CAH t ASC t CAH t ASC t CAH ADDR IH COLUMN COLUMN COLUMN t RCS t RCS t RRH t RCS t RCH t RCH t RCH IH t AA t AA t AA t RAC t CPA t CPA t CAC t OFF t CAC t OFF t CAC t OFF t CLZ t CLZ t CLZ DQ IOH IOL ALID ALID ALID t OE t OD t OE t OD t OE t OD OE# IH DON T CARE UNDEFINED TIMING PARAMETERS t AA 25 3 ns t AR ns t ASC ns t ASR ns t CAC 5 5 ns t CAH 8 ns t CAS 8,, ns t CLCH ns t CLZ ns t CP 8 5 ns t CPA ns t CRP 5 5 ns t CSH ns t OD 2 5 ns t OE 2 5 ns t OFF 2 5 ns t PC 2 25 ns t RAC 5 6 ns t RAD 9 2 ns t RAH 9 ns t RASP 5 25, 6 25, ns t RCD 4 ns t RCH ns t RCS ns t RP 3 4 ns t RRH ns t RSH 3 5 ns 4 Meg x 6 Micron Technology, Inc., reserves the right to change products or specifications without notice. D5_5_B.p65 Rev. B; Pub 3/ 2, Micron Technology, Inc.

15 MEG x 6 FAST-PAGE-MODE EARLY WRITE CYCLE t RASP t RP IH t CSH t PC t RSH t CRP t RCD t CAS, t CLCH t CP t CAS, t CLCH t CP t CAS, t CLCH t CP CASL#/CASH# IH t AR t RAD t ASR t RAH t ASC t CAH t ASC t CAH t ASC t CAH ADDR IH COLUMN COLUMN COLUMN t CWL t CWL t CWL t WCS t WCH t WCS t WCH t WCS t WCH t WP t WP t WP IH t WCR t RWL t DS t DH t DS t DH t DS t DH DQ IOH IOL ALID ALID ALID OE# IH DON T CARE UNDEFINED TIMING PARAMETERS t AR ns t ASC ns t ASR ns t CAH 8 ns t CAS 8,, ns t CLCH ns t CP 8 5 ns t CRP 5 5 ns t CSH ns t CWL 8 ns t DH 8 ns t DS ns t PC 2 25 ns t RAD 9 2 ns t RAH 9 ns t RASP 5 25, 6 25, ns t RCD 4 ns t RP 3 4 ns t RSH 3 5 ns t RWL 3 5 ns t WCH 8 ns t WCR ns t WCS ns t WP 5 5 ns 5 Meg x 6 Micron Technology, Inc., reserves the right to change products or specifications without notice. D5_5_B.p65 Rev. B; Pub 3/ 2, Micron Technology, Inc.

16 MEG x 6 FAST-PAGE-MODE READ-WRITE CYCLE (LATE WRITE and READ-MODIFY-WRITE cycles) t RASP t RP IH t CRP t CSH NOTE t PC t PRWC t RCD t CAS, t CLCH t CP t CAS, t CLCH t RSH t CP t CAS, t CLCH t CP CASL#/CASH# IH t AR t RAD t ASR t RAH t ASC t CAH t ASC t CAH t ASC t CAH ADDR IH COLUMN COLUMN COLUMN t RWD t RWL t RCS t CWL t CWL t CWL t WP t AWD t WP t AWD t AWD t WP t CWD t CWD t CWD IH t AA t AA t AA t RAC t DS t DH t CPA t DS t DH t CPA t DS t DH t CAC t CLZ t CAC t CLZ t CAC t CLZ DQ IOH IOL ALID D OUT ALID D IN ALID D OUT ALID D IN ALID D OUT ALID D IN t OE t OD t OE t OD t OE t OD OEH OE# IH DON T CARE UNDEFINED TIMING PARAMETERS t AA 25 3 ns t AR ns t ASC ns t ASR ns t AWD ns t CAC 5 5 ns t CAH 8 ns t CAS 8,, ns t CLCH ns t CLZ ns t CP 8 5 ns t CPA ns t CRP 5 5 ns t CSH ns t CWD ns t CWL 8 ns t DH 8 ns t DS ns t OD 2 5 ns t OE 2 5 ns t OEH 8 ns t PC 2 25 ns t PRWC ns t RAC 5 6 ns t RAD 9 2 ns t RAH 9 ns t RASP 5 25, 6 25, ns t RCD 4 ns t RCS ns t RP 3 4 ns t RSH 3 5 ns t RWD ns t RWL 3 5 ns t WP 5 5 ns NOTE:. t PC is for LATE WRITE only. 6 Meg x 6 Micron Technology, Inc., reserves the right to change products or specifications without notice. D5_5_B.p65 Rev. B; Pub 3/ 2, Micron Technology, Inc.

17 MEG x 6 FAST-PAGE-MODE READ EARLY WRITE CYCLE (Pseudo READ-MODIFY-WRITE) t RASP t RP IH t RSH t CSH t PC t CRP t RCD t CAS t CP t CAS t CP CASL#/CASH# IH t AR t RAD t ASR t RAH t ASC t CAH t ASC t CAH ADDR IH COLUMN COLUMN t CWL t RCS t RWL t WP t WCS t WCH IH t CAC t CLZ NOTE t OFF t DS t DH Q OH OL t AA ALID ALID OE# IH trac DON T CARE UNDEFINED TIMING PARAMETERS t AA 25 3 ns t AR ns t ASC ns t ASR ns t CAC 5 5 ns t CAH 8 ns t CAS 8,, ns t CLZ ns t CP 8 5 ns t CRP 5 5 ns t CSH ns t CWL 8 ns t DH 8 ns t DS ns t OFF 2 5 ns t PC 2 25 ns t RAC 5 6 ns t RAD 9 2 ns t RAH 9 ns t RASP 5 25, 6 25, ns t RCD 4 ns t RCS ns t RP 3 4 ns t RSH 3 5 ns t RWL 3 5 ns t WCH 8 ns t WCS ns t WP 5 5 ns NOTE:. t PC is for LATE WRITE only. 7 Meg x 6 Micron Technology, Inc., reserves the right to change products or specifications without notice. D5_5_B.p65 Rev. B; Pub 3/ 2, Micron Technology, Inc.

18 MEG x 6 -ONLY REFRESH CYCLE (OE# and = DON T CARE) t RC t RAS t RP IH t CRP t RPC CASL#/CASH# IH t ASR t RAH ADDR IH Q OH OL CBR REFRESH CYCLE (Addresses and OE# = DON T CARE) t RP t RAS NOTE t RP t RAS IH t RPC t CP t CSR t CHR t RPC t CSR tchr CASL#/CASH# IH DQ OH OL t WRP t WRH t WRP t WRH IH DON T CARE UNDEFINED TIMING PARAMETERS t ASR ns t CHR 8 ns t CP 8 5 ns t CRP 5 5 ns t CSR 5 5 ns t RAH 9 ns t RAS 5 6, ns t RC 84 4 ns t RP 3 4 ns t RPC 5 5 ns t WRH 8 ns t WRP 8 ns NOTE:. End of CBR REFRESH cycle. 8 Meg x 6 Micron Technology, Inc., reserves the right to change products or specifications without notice. D5_5_B.p65 Rev. B; Pub 3/ 2, Micron Technology, Inc.

19 MEG x 6 HIDDEN REFRESH CYCLE ( = HIGH; OE# = LOW) TIMING PARAMETERS t AA 25 3 ns t AR ns t ASC ns t ASR ns t CAC 5 5 ns t CAH 8 ns t CHR 8 ns t CLZ ns t CRP 5 5 ns t OD 2 5 ns t OE 2 5 ns t OFF 2 5 ns t ORD ns t RAC 5 6 ns t RAD 9 2 ns t RAH 9 ns t RAS 5, 6, ns t RCD 4 ns t RP 3 4 ns t RSH 3 5 ns NOTE:. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case, is LOW and OE# is HIGH. 9 Meg x 6 Micron Technology, Inc., reserves the right to change products or specifications without notice. D5_5_B.p65 Rev. B; Pub 3/ 2, Micron Technology, Inc.

20 MEG x 6 SELF REFRESH CYCLE (Addresses and OE# = DON T CARE) t RP t RASS ( ) ( ) NOTE t RPS NOTE 2 IH t RPC ( ( t RPC ( ( ) ) ) ) t CP t CSR t CHD t CP CAS# IH ( ) ( ) ( ) ( ) DQ OH OL IH ( ( ) ) t WRP t WRH ( ( ) ) ( ) ( ) t WRP t WRH DON T CARE UNDEFINED TIMING PARAMETERS t CHD 5 5 ns t CLCH ns t CP 8 5 ns t CSR 5 5 ns t RASS µs t RP 3 4 ns t RPC 5 5 ns t RPS 9 5 ns t WRH 8 ns t WRP 8 ns NOTE:. Once t RASS (MIN) is met and remains LOW, the DRAM will enter self refresh mode. 2. Once t RPS is satisfied, a complete burst of all rows should be executed if -only or burst CBR refresh is used. 2 Meg x 6 Micron Technology, Inc., reserves the right to change products or specifications without notice. D5_5_B.p65 Rev. B; Pub 3/ 2, Micron Technology, Inc.

21 MEG x 6 42-PIN PLASTIC SOJ (4 mil).79 (27.4).73 (27.25).45 (.29).399 (.3).445 (.3).435 (.5) PIN # INDE.5 (.27) TYP. (25.4).32 (.8).26 (.66).48 (3.76).38 (3.5).95 (2.4).8 (2.2) SEATING PLANE.37 (.94) MA DAMBAR PROTRUSION.2 (.5).5 (.38).38 (9.65).36 (9.4).3 (.76) MIN NOTE:. All dimensions in inches (millimeters) MA or typical where noted. MIN 2. Package width and length do not include mold protrusion; allowable mold protrusion is." per side. 2 Meg x 6 Micron Technology, Inc., reserves the right to change products or specifications without notice. D5_5_B.p65 Rev. B; Pub 3/ 2, Micron Technology, Inc.

22 MEG x 6 44/5-PIN PLASTIC TSOP (4 mil) (2.4).822 (2.88).29 (.75) TYP SEE DETA A.467 (.86).459 (.66).42 (.2).398 (.) PIN # INDE.3 (.8) TYP.8 (.45).2 (.3) 25.7 (.8).5 (.3).47 (.2) MA.4 (.) SEATING PLANE.8 (.2).2 (.5) DETA A.32 (.8) TYP. (.25).24 (.6).6 (.4) NOTE:. All dimensions in inches (millimeters) MA or typical where noted. MIN 2. Package width and length do not include mold protrusion; allowable mold protrusion is." per side. 8 S. Federal Way, P.O. Box 6, Boise, ID , Tel: Internet: Customer Comment Line: Micron is a registered trademark and the Micron logo and M logo are trademarks of Micron Technology, Inc. 22 Meg x 6 Micron Technology, Inc., reserves the right to change products or specifications without notice. D5_5_B.p65 Rev. B; Pub 3/ 2, Micron Technology, Inc.

Vcc DQ1 DQ2 DQ3 DQ4 Vcc DQ5 DQ6 DQ7 DQ8 NC. NC NC WE# RAS# NC NC A0 A1 A2 A3 Vcc

Vcc DQ1 DQ2 DQ3 DQ4 Vcc DQ5 DQ6 DQ7 DQ8 NC. NC NC WE# RAS# NC NC A0 A1 A2 A3 Vcc TECHNOLOGY INC. MEG x 6 DRAM MT4CM6E5 MT4LCM6E5 FEATURES JEDEC- and industry-standard x6 timing functions pinouts and packages High-performance CMOS silicon-gate process Single power supply (+3.3 ±.3 or

More information

DS1220Y 16k Nonvolatile SRAM

DS1220Y 16k Nonvolatile SRAM 19-5579; Rev 10/10 NOT RECOENDED FOR NEW DESIGNS 16k Nonvolatile SRAM www.maxim-ic.com FEATURES 10 years minimum data retention in the absence of external power Data is automatically protected during power

More information

DS1220Y 16k Nonvolatile SRAM

DS1220Y 16k Nonvolatile SRAM Not Recommended for New Design DS122Y 16k Nonvolatile SRAM www.maxim-ic.com FEATURES years minimum data retention in the absence of external power Data is automatically protected during power loss Directly

More information

DS1225Y 64k Nonvolatile SRAM

DS1225Y 64k Nonvolatile SRAM DS1225Y 64k Nonvolatile SRAM www.maxim-ic.com FEATURES years minimum data retention in the absence of external power Data is automatically protected during power loss Directly replaces 2k x 8 volatile

More information

CAT28C64B F R E E. 64K-Bit CMOS PARALLEL EEPROM L E A D FEATURES DESCRIPTION BLOCK DIAGRAM

CAT28C64B F R E E. 64K-Bit CMOS PARALLEL EEPROM L E A D FEATURES DESCRIPTION BLOCK DIAGRAM 64K-Bit CMOS PARALLEL EEPROM FEATURES Fast read access times: 90/120/150ns Low power CMOS dissipation: Active: 25 ma max. Standby: 100 µa max. Simple write operation: On-chip address and data latches Self-timed

More information

Features. Instruction. Decoder Control Logic, And Clock Generators. Address Compare amd Write Enable. Protect Register V PP.

Features. Instruction. Decoder Control Logic, And Clock Generators. Address Compare amd Write Enable. Protect Register V PP. February 1999 NM9366 (MICROWIRE Bus Interface) 4096-Bit Serial EEPROM General Description The NM9366 devices are 4096 bits of CMOS non-volatile electrically erasable memory divided into 256 16-bit registers.

More information

MCM54800A MCM5L4800A MCM5V4800A. 512K x 8 CMOS Dynamic RAM Page Mode SEMICONDUCTOR TECHNICAL DATA

MCM54800A MCM5L4800A MCM5V4800A. 512K x 8 CMOS Dynamic RAM Page Mode SEMICONDUCTOR TECHNICAL DATA SEMICONDUCTOR TECHNICAL DATA 512K x 8 CMOS Dynamic RAM Page Mode The MCM54800A is a 0.7µ CMOS high speed, dynamic random access memory. It is organized as 524,288 eight bit words and fabricated with CMOS

More information

Mobile SDRAM. MT48H16M16LF 4 Meg x 16 x 4 banks MT48H8M32LF 2 Meg x 32 x 4 banks

Mobile SDRAM. MT48H16M16LF 4 Meg x 16 x 4 banks MT48H8M32LF 2 Meg x 32 x 4 banks Features Mobile SDRAM MT48H6M6LF 4 Meg x 6 x 4 banks MT48H8M32LF 2 Meg x 32 x 4 banks Features Fully synchronous; all signals registered on positive edge of system clock V DD /V D =.7.95V Internal, pipelined

More information

IDT6116SA IDT6116LA. CMOS Static RAM 16K (2K x 8-Bit)

IDT6116SA IDT6116LA. CMOS Static RAM 16K (2K x 8-Bit) CMOS Static RAM 16K (2K x 8-Bit) IDT6116SA IDT6116LA Features High-speed access and chip select times Military: 2/2/3/4//7/9/12/1 (max.) Industrial: 2/2/3/4 (max.) Commercial: 1/2/2/3/4 (max.) Low-power

More information

1-Mbit (128K x 8) Static RAM

1-Mbit (128K x 8) Static RAM 1-Mbit (128K x 8) Static RAM Features Pin- and function-compatible with CY7C109B/CY7C1009B High speed t AA = 10 ns Low active power I CC = 80 ma @ 10 ns Low CMOS standby power I SB2 = 3 ma 2.0V Data Retention

More information

256K (32K x 8) Static RAM

256K (32K x 8) Static RAM 256K (32K x 8) Static RAM Features High speed: 55 ns and 70 ns Voltage range: 4.5V 5.5V operation Low active power (70 ns, LL version) 275 mw (max.) Low standby power (70 ns, LL version) 28 µw (max.) Easy

More information

Features INSTRUCTION DECODER CONTROL LOGIC AND CLOCK GENERATORS COMPARATOR AND WRITE ENABLE EEPROM ARRAY READ/WRITE AMPS 16

Features INSTRUCTION DECODER CONTROL LOGIC AND CLOCK GENERATORS COMPARATOR AND WRITE ENABLE EEPROM ARRAY READ/WRITE AMPS 16 July 2000 FM9346 (MICROWIRE Bus Interface) 1024- Serial EEPROM General Description FM9346 is a 1024-bit CMOS non-volatile EEPROM organized as 64 x 16-bit array. This device features MICROWIRE interface

More information

www.jameco.com 1-800-831-4242

www.jameco.com 1-800-831-4242 Distributed by: www.jameco.com 1-800-831-4242 The content and copyrights of the attached material are the property of its owner. www.maxim-ic.com FEATURES 10 years minimum data retention in the absence

More information

DDR3 SDRAM UDIMM MT8JTF12864A 1GB MT8JTF25664A 2GB

DDR3 SDRAM UDIMM MT8JTF12864A 1GB MT8JTF25664A 2GB DDR3 SDRAM UDIMM MT8JTF12864A 1GB MT8JTF25664A 2GB 1GB, 2GB (x64, SR) 240-Pin DDR3 SDRAM UDIMM Features For component data sheets, refer to Micron s Web site: www.micron.com Features DDR3 functionality

More information

are un-buffered 200-Pin Double Data Rate (DDR) Synchronous DRAM Small Outline Dual In-Line Memory Module (SO-DIMM). All devices

are un-buffered 200-Pin Double Data Rate (DDR) Synchronous DRAM Small Outline Dual In-Line Memory Module (SO-DIMM). All devices PC2700 200 pin Unbuffered DDR SO-DIMM Based on DDR333 512Mb bit B Die device Features 200-Pin Small Outline Dual In-Line Memory Module (SO-DIMM) Unbuffered DDR SO-DIMM based on 110nm 512M bit die B device,

More information

256K (32K x 8) OTP EPROM AT27C256R 256K EPROM. Features. Description. Pin Configurations

256K (32K x 8) OTP EPROM AT27C256R 256K EPROM. Features. Description. Pin Configurations Features Fast Read Access Time - 45 ns Low-Power CMOS Operation 100 µa max. Standby 20 ma max. Active at 5 MHz JEDEC Standard Packages 28-Lead 600-mil PDIP 32-Lead PLCC 28-Lead TSOP and SOIC 5V ± 10% Supply

More information

1 Mbit (128K x8) Page-Write EEPROM GLS29EE010

1 Mbit (128K x8) Page-Write EEPROM GLS29EE010 1 Mbit (128K x8) Page-Write EEPROM 1Mb (x8) Page-Write, Small-Sector flash memories FEATURES: Single Voltage Read and Write Operations 4.5-5.5V for Superior Reliability Endurance: 100,000 Cycles (typical)

More information

DM9368 7-Segment Decoder/Driver/Latch with Constant Current Source Outputs

DM9368 7-Segment Decoder/Driver/Latch with Constant Current Source Outputs DM9368 7-Segment Decoder/Driver/Latch with Constant Current Source Outputs General Description The DM9368 is a 7-segment decoder driver incorporating input latches and constant current output circuits

More information

4-Mbit (256K x 16) Static RAM

4-Mbit (256K x 16) Static RAM 4-Mbit (256K x 16) Static RAM Features Pin- and function-compatible with CY7C1041CV33 High speed t AA =10 ns Low active power I CC = 90 ma @ 10 ns (Industrial) Low CMOS standby power I SB2 = 10 ma 2.0

More information

CD4094BC 8-Bit Shift Register/Latch with 3-STATE Outputs

CD4094BC 8-Bit Shift Register/Latch with 3-STATE Outputs 8-Bit Shift Register/Latch with 3-STATE Outputs General Description The CD4094BC consists of an 8-bit shift register and a 3-STATE 8-bit latch. Data is shifted serially through the shift register on the

More information

DDR SDRAM SODIMM. MT9VDDT1672H 128MB 1 MT9VDDT3272H 256MB MT9VDDT6472H 512MB For component data sheets, refer to Micron s Web site: www.micron.

DDR SDRAM SODIMM. MT9VDDT1672H 128MB 1 MT9VDDT3272H 256MB MT9VDDT6472H 512MB For component data sheets, refer to Micron s Web site: www.micron. Features DDR SDRAM SODIMM MT9VDDT1672H 128MB 1 MT9VDDT3272H 256MB MT9VDDT6472H 512MB For component data sheets, refer to Micron s Web site: www.micron.com Features 200-pin, small-outline dual in-line memory

More information

DDR SDRAM SODIMM. MT8VDDT3264H 256MB 1 MT8VDDT6464H 512MB For component data sheets, refer to Micron s Web site: www.micron.com

DDR SDRAM SODIMM. MT8VDDT3264H 256MB 1 MT8VDDT6464H 512MB For component data sheets, refer to Micron s Web site: www.micron.com SODIMM MT8VDDT3264H 256MB 1 MT8VDDT6464H 512MB For component data sheets, refer to Micron s Web site: www.micron.com 256MB, 512MB (x64, SR) 200-Pin SODIMM Features Features 200-pin, small-outline dual

More information

Technical Note. Initialization Sequence for DDR SDRAM. Introduction. Initializing DDR SDRAM

Technical Note. Initialization Sequence for DDR SDRAM. Introduction. Initializing DDR SDRAM TN-46-8: Initialization Sequence for DDR SDRAM Introduction Technical Note Initialization Sequence for DDR SDRAM Introduction The double data rate DDR synchronous dynamic random access memory SDRAM device

More information

DDR SDRAM UDIMM MT16VDDT6464A 512MB MT16VDDT12864A 1GB MT16VDDT25664A 2GB

DDR SDRAM UDIMM MT16VDDT6464A 512MB MT16VDDT12864A 1GB MT16VDDT25664A 2GB DDR SDRAM UDIMM MT16VDDT6464A 512MB MT16VDDT12864A 1GB MT16VDDT25664A 2GB For component data sheets, refer to Micron s Web site: www.micron.com 512MB, 1GB, 2GB (x64, DR) 184-Pin DDR SDRAM UDIMM Features

More information

IS61WV102416ALL IS61WV102416BLL IS64WV102416BLL 1M x 16 HIGH-SPEED ASYNCHRONOUS CMOS STATIC RAM WITH 3.3V SUPPLY JUNE 2014

IS61WV102416ALL IS61WV102416BLL IS64WV102416BLL 1M x 16 HIGH-SPEED ASYNCHRONOUS CMOS STATIC RAM WITH 3.3V SUPPLY JUNE 2014 1M x 16 HIGH-SPEED ASYNCHRONOUS CMOS STATIC RAM WITH 3.3V SUPPLY JUNE 2014 FEATURES High-speed access times: 8, 10, 20 ns High-performance, low-power CMOS process Multiple center power and ground pins

More information

EN25P64 EN25P64. 64 Megabit Uniform Sector, Serial Flash Memory FEATURES GENERAL DESCRIPTION

EN25P64 EN25P64. 64 Megabit Uniform Sector, Serial Flash Memory FEATURES GENERAL DESCRIPTION 64 Megabit Uniform Sector, Serial Flash Memory EN25P64 FEATURES Single power supply operation - Full voltage range: 2.7-3.6 volt 64 M-bit Serial Flash - 64 M-bit/8192 K-byte/32768 pages - 256 bytes per

More information

256K (32K x 8) Battery-Voltage Parallel EEPROMs AT28BV256

256K (32K x 8) Battery-Voltage Parallel EEPROMs AT28BV256 Features Single 2.7V - 3.6V Supply Fast Read Access Time 200 ns Automatic Page Write Operation Internal Address and Data Latches for 64 Bytes Internal Control Timer Fast Write Cycle Times Page Write Cycle

More information

DS1621 Digital Thermometer and Thermostat

DS1621 Digital Thermometer and Thermostat www.maxim-ic.com FEATURES Temperature measurements require no external components Measures temperatures from -55 C to +125 C in 0.5 C increments. Fahrenheit equivalent is -67 F to 257 F in 0.9 F increments

More information

1.55V DDR2 SDRAM FBDIMM

1.55V DDR2 SDRAM FBDIMM 1.55V DDR2 SDRAM FBDIMM MT18RTF25672FDZ 2GB 2GB (x72, DR) 240-Pin DDR2 SDRAM FBDIMM Features Features 240-pin, fully buffered DIMM (FBDIMM) Very low-power DDR2 operation Component configuration: 256 Meg

More information

V58C2512(804/404/164)SB HIGH PERFORMANCE 512 Mbit DDR SDRAM 4 BANKS X 16Mbit X 8 (804) 4 BANKS X 32Mbit X 4 (404) 4 BANKS X 8Mbit X 16 (164)

V58C2512(804/404/164)SB HIGH PERFORMANCE 512 Mbit DDR SDRAM 4 BANKS X 16Mbit X 8 (804) 4 BANKS X 32Mbit X 4 (404) 4 BANKS X 8Mbit X 16 (164) V58C2512804/404/164SB HIGH PERFORMAE 512 Mbit DDR SDRAM 4 BANKS X 16Mbit X 8 804 4 BANKS X 32Mbit X 4 404 4 BANKS X 8Mbit X 16 164 5 6 75 DDR400 DDR333 DDR266 Clock Cycle Time t CK2.5 6ns 6ns 7.5ns Clock

More information

64K (8K x 8) Parallel EEPROM with Page Write and Software Data Protection AT28C64B

64K (8K x 8) Parallel EEPROM with Page Write and Software Data Protection AT28C64B Features Fast Read Access Time 150 ns Automatic Page Write Operation Internal Address and Data Latches for 64 Bytes Fast Write Cycle Times Page Write Cycle Time: 10 ms Maximum (Standard) 2 ms Maximum (Option

More information

CD4027BC Dual J-K Master/Slave Flip-Flop with Set and Reset

CD4027BC Dual J-K Master/Slave Flip-Flop with Set and Reset October 1987 Revised March 2002 CD4027BC Dual J-K Master/Slave Flip-Flop with Set and Reset General Description The CD4027BC dual J-K flip-flops are monolithic complementary MOS (CMOS) integrated circuits

More information

A N. O N Output/Input-output connection

A N. O N Output/Input-output connection Memory Types Two basic types: ROM: Read-only memory RAM: Read-Write memory Four commonly used memories: ROM Flash, EEPROM Static RAM (SRAM) Dynamic RAM (DRAM), SDRAM, RAMBUS, DDR RAM Generic pin configuration:

More information

High-Speed, Low r ON, SPST Analog Switch (1-Bit Bus Switch)

High-Speed, Low r ON, SPST Analog Switch (1-Bit Bus Switch) High-Speed, Low r ON, SPST Analog Switch (1-Bit Bus Switch) DG2301 ishay Siliconix DESCRIPTION The DG2301 is a high-speed, 1-bit, low power, TTLcompatible bus switch. Using sub-micron CMOS technology,

More information

DS1621 Digital Thermometer and Thermostat

DS1621 Digital Thermometer and Thermostat Digital Thermometer and Thermostat www.dalsemi.com FEATURES Temperature measurements require no external components Measures temperatures from 55 C to +125 C in 0.5 C increments. Fahrenheit equivalent

More information

PACKAGE OUTLINE DALLAS DS2434 DS2434 GND. PR 35 PACKAGE See Mech. Drawings Section

PACKAGE OUTLINE DALLAS DS2434 DS2434 GND. PR 35 PACKAGE See Mech. Drawings Section PRELIMINARY DS2434 Battery Identification Chip FEATURES Provides unique ID number to battery packs PACKAGE OUTLINE Eliminates thermistors by sensing battery temperature on chip DALLAS DS2434 1 2 3 256

More information

DDR SDRAM SODIMM MT16VDDF6464H 512MB MT16VDDF12864H 1GB

DDR SDRAM SODIMM MT16VDDF6464H 512MB MT16VDDF12864H 1GB SODIMM MT16VDDF6464H 512MB MT16VDDF12864H 1GB 512MB, 1GB (x64, DR) 200-Pin DDR SODIMM Features For component data sheets, refer to Micron s Web site: www.micron.com Features 200-pin, small-outline dual

More information

DDR2 SDRAM SODIMM MT16HTF12864H 1GB MT16HTF25664H 2GB

DDR2 SDRAM SODIMM MT16HTF12864H 1GB MT16HTF25664H 2GB Features DDR2 SDRAM SODIMM MT16HTF12864H 1GB MT16HTF25664H 2GB For component data sheets, refer to Micron s Web site: www.micron.com Features 200-pin, small outline dual in-line memory module (SODIMM)

More information

DS1386/DS1386P RAMified Watchdog Timekeeper

DS1386/DS1386P RAMified Watchdog Timekeeper DS1386/DS1386P RAMified Watchdog Timekeeper www.maxim-ic.com GENERAL DESCRIPTION The DS1386 is a nonvolatile static RAM with a full-function real-time clock (RTC), alarm, watchdog timer, and interval timer

More information

HI-8010, HI-8110 CMOS High Voltage Display Driver

HI-8010, HI-8110 CMOS High Voltage Display Driver November 200 HI-010, HI-110 CMOS High oltage Display Driver GENERAL DESCRIPTION PIN CONFIGURATION (Top iew) The HI-010 & HI-110 high voltage display drivers are constructed of MOS P Channel and N Channel

More information

TM497BBK32H, TM497BBK32I 4194304 BY 32-BIT TM893CBK32H, TM893CBK32I 8388608 BY 32-BIT DYNAMIC RAM MODULES

TM497BBK32H, TM497BBK32I 4194304 BY 32-BIT TM893CBK32H, TM893CBK32I 8388608 BY 32-BIT DYNAMIC RAM MODULES Organization TM497BBK32H/I: 4194304 x 32 TM893CBK32H/I: 8388608 x 32 Single 5-V Power Supply (±10% Tolerance) 72-Pin Single-In-Line Memory Module (SIMM) for Use ith Sockets TM497BBK32H/ I Uses Eight 16M-Bit

More information

HT1632C 32 8 &24 16 LED Driver

HT1632C 32 8 &24 16 LED Driver 328 &216 LED Driver Features Operating voltage: 2.V~5.5V Multiple LED display 32 ROW /8 COM and 2 ROW & 16 COM Integrated display RAM select 32 ROW & 8 COM for 6 display RAM, or select 2 ROW & 16 COM for

More information

Semiconductor MSM82C43

Semiconductor MSM82C43 Semiconductor MSM8C3 Semiconductor MSM8C3 INPUT/OUTPUT PORT EXPANDER GENERAL DESCRIPTION The MSM8C3 is an input/output port expander device based on CMOS technology and designed to operate at low power

More information

DG2302. High-Speed, Low r ON, SPST Analog Switch. Vishay Siliconix. (1-Bit Bus Switch with Level-Shifter) RoHS* COMPLIANT DESCRIPTION FEATURES

DG2302. High-Speed, Low r ON, SPST Analog Switch. Vishay Siliconix. (1-Bit Bus Switch with Level-Shifter) RoHS* COMPLIANT DESCRIPTION FEATURES High-Speed, Low r ON, SPST Analog Switch (1-Bit Bus Switch with Level-Shifter) DG2302 DESCRIPTION The DG2302 is a high-speed, 1-bit, low power, TTLcompatible bus switch. Using sub-micron CMOS technology,

More information

Dynamic Random Access Memory:

Dynamic Random Access Memory: Dynamic Random Access Memory: Dynamic random access memory (DRAM) is a type of random access memory that stores each bit of data in a separate capacitor within an integrated circuit. Since real capacitors

More information

256K x 16-Bit 3.3-V Asynchronous Magnetoresistive RAM MR2A16A. Freescale Semiconductor Data Sheet. Document Number: MR2A16A Rev.

256K x 16-Bit 3.3-V Asynchronous Magnetoresistive RAM MR2A16A. Freescale Semiconductor Data Sheet. Document Number: MR2A16A Rev. Freescale Semiconductor Data Sheet Document Number: MR2A16A Rev. 6, 11/2007 256K x 16-Bit 3.3-V Asynchronous Magnetoresistive RAM MR2A16A 44-TSOP Case 924A-02 Introduction The MR2A16A is a 4,194,304-bit

More information

4-Mbit (256K x 16) Static RAM

4-Mbit (256K x 16) Static RAM 4-Mbit (256K x 16) Static RAM Features Pin equivalent to CY7C1041BV33 Temperature Ranges Commercial: 0 C to 70 C Industrial: 40 C to 85 C Automotive: 40 C to 125 C High speed t AA = 10 ns Low active power

More information

1 TO 4 CLOCK BUFFER ICS551. Description. Features. Block Diagram DATASHEET

1 TO 4 CLOCK BUFFER ICS551. Description. Features. Block Diagram DATASHEET DATASHEET 1 TO 4 CLOCK BUFFER ICS551 Description The ICS551 is a low cost, high-speed single input to four output clock buffer. Part of IDT s ClockBlocks TM family, this is our lowest cost, small clock

More information

DM74LS157 DM74LS158 Quad 2-Line to 1-Line Data Selectors/Multiplexers

DM74LS157 DM74LS158 Quad 2-Line to 1-Line Data Selectors/Multiplexers September 1986 Revised April 2000 DM74LS157 DM74LS158 Quad 2-Line to 1-Line Data Selectors/Multiplexers General Description These data selectors/multiplexers contain inverters and drivers to supply full

More information

CD4043BC CD4044BC Quad 3-STATE NOR R/S Latches Quad 3-STATE NAND R/S Latches

CD4043BC CD4044BC Quad 3-STATE NOR R/S Latches Quad 3-STATE NAND R/S Latches CD4043BC CD4044BC Quad 3-STATE NOR R/S Latches Quad 3-STATE NAND R/S Latches General Description The CD4043BC are quad cross-couple 3-STATE CMOS NOR latches, and the CD4044BC are quad cross-couple 3- STATE

More information

DIP Top View VCC A16 A15 A12 A7 A6 A5 A4 A3 A2 A1 A0 I/O0 I/O1 I/O2 GND A17 A14 A13 A8 A9 A11 A10 I/O7 I/O6 I/O5 I/O4 I/O3. PLCC Top View VCC A17

DIP Top View VCC A16 A15 A12 A7 A6 A5 A4 A3 A2 A1 A0 I/O0 I/O1 I/O2 GND A17 A14 A13 A8 A9 A11 A10 I/O7 I/O6 I/O5 I/O4 I/O3. PLCC Top View VCC A17 Features Fast Read Access Time 70 ns 5-volt Only Reprogramming Sector Program Operation Single Cycle Reprogram (Erase and Program) 1024 Sectors (256 Bytes/Sector) Internal Address and Data Latches for

More information

DS2187 Receive Line Interface

DS2187 Receive Line Interface Receive Line Interface www.dalsemi.com FEATURES Line interface for T1 (1.544 MHz) and CEPT (2.048 MHz) primary rate networks Extracts clock and data from twisted pair or coax Meets requirements of PUB

More information

DDR2 SDRAM SODIMM MT8HTF3264HD 256MB MT8HTF6464HD 512MB MT8HTF12864HD 1GB For component data sheets, refer to Micron s Web site: www.micron.

DDR2 SDRAM SODIMM MT8HTF3264HD 256MB MT8HTF6464HD 512MB MT8HTF12864HD 1GB For component data sheets, refer to Micron s Web site: www.micron. DDR2 SDRAM SODIMM MT8HTF3264HD 256MB MT8HTF6464HD 512MB MT8HTF12864HD 1GB For component data sheets, refer to Micron s Web site: www.micron.com 256MB, 512MB, 1GB (x64, DR): 200-Pin DDR2 SODIMM Features

More information

User s Manual HOW TO USE DDR SDRAM

User s Manual HOW TO USE DDR SDRAM User s Manual HOW TO USE DDR SDRAM Document No. E0234E30 (Ver.3.0) Date Published April 2002 (K) Japan URL: http://www.elpida.com Elpida Memory, Inc. 2002 INTRODUCTION This manual is intended for users

More information

ICS514 LOCO PLL CLOCK GENERATOR. Description. Features. Block Diagram DATASHEET

ICS514 LOCO PLL CLOCK GENERATOR. Description. Features. Block Diagram DATASHEET DATASHEET ICS514 Description The ICS514 LOCO TM is the most cost effective way to generate a high-quality, high-frequency clock output from a 14.31818 MHz crystal or clock input. The name LOCO stands for

More information

INTEGRATED CIRCUITS. 74LVC08A Quad 2-input AND gate. Product specification IC24 Data Handbook. 1997 Jun 30

INTEGRATED CIRCUITS. 74LVC08A Quad 2-input AND gate. Product specification IC24 Data Handbook. 1997 Jun 30 INTEGRATED CIRCUITS IC24 Data Handbook 1997 Jun 30 FEATURES Wide supply voltage range of 1.2 V to 3.6 V In accordance with JEDEC standard no. 8-1A Inputs accept voltages up to 5.5 V CMOS low power consumption

More information

Memory unit. 2 k words. n bits per word

Memory unit. 2 k words. n bits per word 9- k address lines Read n data input lines Memory unit 2 k words n bits per word n data output lines 24 Pearson Education, Inc M Morris Mano & Charles R Kime 9-2 Memory address Binary Decimal Memory contents

More information

Features. DDR3 Unbuffered DIMM Spec Sheet

Features. DDR3 Unbuffered DIMM Spec Sheet Features DDR3 functionality and operations supported as defined in the component data sheet 240-pin, unbuffered dual in-line memory module (UDIMM) Fast data transfer rates: PC3-8500, PC3-10600, PC3-12800

More information

TRIPLE PLL FIELD PROG. SPREAD SPECTRUM CLOCK SYNTHESIZER. Features

TRIPLE PLL FIELD PROG. SPREAD SPECTRUM CLOCK SYNTHESIZER. Features DATASHEET ICS280 Description The ICS280 field programmable spread spectrum clock synthesizer generates up to four high-quality, high-frequency clock outputs including multiple reference clocks from a low-frequency

More information

MM74HCT373 MM74HCT374 3-STATE Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop

MM74HCT373 MM74HCT374 3-STATE Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop 3-STATE Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop General Description The MM74HCT373 octal D-type latches and MM74HCT374 Octal D-type flip flops advanced silicongate CMOS technology, which provides

More information

MM74HC4538 Dual Retriggerable Monostable Multivibrator

MM74HC4538 Dual Retriggerable Monostable Multivibrator MM74HC4538 Dual Retriggerable Monostable Multivibrator General Description The MM74HC4538 high speed monostable multivibrator (one shots) is implemented in advanced silicon-gate CMOS technology. They feature

More information

DM74LS151 1-of-8 Line Data Selector/Multiplexer

DM74LS151 1-of-8 Line Data Selector/Multiplexer 1-of-8 Line Data Selector/Multiplexer General Description This data selector/multiplexer contains full on-chip decoding to select the desired data source. The DM74LS151 selects one-of-eight data sources.

More information

MM74HC273 Octal D-Type Flip-Flops with Clear

MM74HC273 Octal D-Type Flip-Flops with Clear MM74HC273 Octal D-Type Flip-Flops with Clear General Description The MM74HC273 edge triggered flip-flops utilize advanced silicon-gate CMOS technology to implement D-type flipflops. They possess high noise

More information

NM93CS06 CS46 CS56 CS66. 256-1024- 2048-4096-Bit Serial EEPROM with Data Protect and Sequential Read

NM93CS06 CS46 CS56 CS66. 256-1024- 2048-4096-Bit Serial EEPROM with Data Protect and Sequential Read August 1996 NM93CS06 CS46 CS56 CS66 (MICROWIRE TM Bus Interface) 256-1024- 2048-4096-Bit Serial EEPROM with Data Protect and Sequential Read General Description The NM93CS06 CS46 CS56 CS66 devices are

More information

. MEDIUM SPEED OPERATION - 8MHz (typ.) @ . MULTI-PACKAGE PARALLEL CLOCKING FOR HCC4029B HCF4029B PRESETTABLE UP/DOWN COUNTER BINARY OR BCD DECADE

. MEDIUM SPEED OPERATION - 8MHz (typ.) @ . MULTI-PACKAGE PARALLEL CLOCKING FOR HCC4029B HCF4029B PRESETTABLE UP/DOWN COUNTER BINARY OR BCD DECADE HCC4029B HCF4029B PRESETTABLE UP/DOWN COUNTER BINARY OR BCD DECADE. MEDIUM SPEED OPERATION - 8MHz (typ.) @ CL = 50pF AND DD-SS = 10. MULTI-PACKAGE PARALLEL CLOCKING FOR SYNCHRONOUS HIGH SPEED OUTPUT RES-

More information

CD40174BC CD40175BC Hex D-Type Flip-Flop Quad D-Type Flip-Flop

CD40174BC CD40175BC Hex D-Type Flip-Flop Quad D-Type Flip-Flop Hex D-Type Flip-Flop Quad D-Type Flip-Flop General Description The CD40174BC consists of six positive-edge triggered D- type flip-flops; the true outputs from each flip-flop are externally available. The

More information

HCF4056B BCD TO 7 SEGMENT DECODER /DRIVER WITH STROBED LATCH FUNCTION

HCF4056B BCD TO 7 SEGMENT DECODER /DRIVER WITH STROBED LATCH FUNCTION BCD TO 7 SEGMENT DECODER /DRIVER WITH STROBED LATCH FUNCTION QUIESCENT CURRENT SPECIF. UP TO 20V OPERATION OF LIQUID CRYSTALS WITH CMOS CIRCUITS PROVIDES ULTRA LOW POWER DISPLAY. EQUIVALENT AC OUTPUT DRIVE

More information

Chapter 5 :: Memory and Logic Arrays

Chapter 5 :: Memory and Logic Arrays Chapter 5 :: Memory and Logic Arrays Digital Design and Computer Architecture David Money Harris and Sarah L. Harris Copyright 2007 Elsevier 5- ROM Storage Copyright 2007 Elsevier 5- ROM Logic Data

More information

DM74LS169A Synchronous 4-Bit Up/Down Binary Counter

DM74LS169A Synchronous 4-Bit Up/Down Binary Counter Synchronous 4-Bit Up/Down Binary Counter General Description This synchronous presettable counter features an internal carry look-ahead for cascading in high-speed counting applications. Synchronous operation

More information

Table 1 SDR to DDR Quick Reference

Table 1 SDR to DDR Quick Reference TECHNICAL NOTE TN-6-05 GENERAL DDR SDRAM FUNCTIONALITY INTRODUCTION The migration from single rate synchronous DRAM (SDR) to double rate synchronous DRAM (DDR) memory is upon us. Although there are many

More information

DDR2 SDRAM SODIMM MT8HTF6464HDZ 512MB MT8HTF12864HDZ 1GB. Features. 512MB, 1GB (x64, DR) 200-Pin DDR2 SODIMM. Features

DDR2 SDRAM SODIMM MT8HTF6464HDZ 512MB MT8HTF12864HDZ 1GB. Features. 512MB, 1GB (x64, DR) 200-Pin DDR2 SODIMM. Features DDR SDRAM SODIMM MT8HTF6464HDZ 5MB MT8HTF864HDZ GB 5MB, GB (x64, DR) 00-Pin DDR SODIMM Features Features 00-pin, small-outline dual in-line memory module (SODIMM) Fast data transfer rates: PC-300, PC-400,

More information

MM74HC174 Hex D-Type Flip-Flops with Clear

MM74HC174 Hex D-Type Flip-Flops with Clear Hex D-Type Flip-Flops with Clear General Description The MM74HC174 edge triggered flip-flops utilize advanced silicon-gate CMOS technology to implement D-type flipflops. They possess high noise immunity,

More information

-80E PC2-6400 800 800 533 400 12.5 12.5 55-667 PC2-5300 667 533 400 15 15 55-53E PC2-4200 533 400 15 15 55

-80E PC2-6400 800 800 533 400 12.5 12.5 55-667 PC2-5300 667 533 400 15 15 55-53E PC2-4200 533 400 15 15 55 SDRAM FBDIMM MT18HTF12872FDZ 1GB MT18HTF25672FDZ 2GB 1GB, 2GB (x72, DR) 240-Pin SDRAM FBDIMM Features Features 240-pin, fully buffered dual in-line memory module (FBDIMM) Fast data transfer rates: PC2-4200,

More information

MM74C150 MM82C19 16-Line to 1-Line Multiplexer 3-STATE 16-Line to 1-Line Multiplexer

MM74C150 MM82C19 16-Line to 1-Line Multiplexer 3-STATE 16-Line to 1-Line Multiplexer MM74C150 MM82C19 16-Line to 1-Line Multiplexer 3-STATE 16-Line to 1-Line Multiplexer General Description The MM74C150 and MM82C19 multiplex 16 digital lines to 1 output. A 4-bit address code determines

More information

MM74HC595 8-Bit Shift Register with Output Latches

MM74HC595 8-Bit Shift Register with Output Latches MM74HC595 8-Bit Shift Register with Output Latches Features Low Quiescent current: 80µA Maximum (74HC Series) Low Input Current: 1µA Maximum 8-Bit Serial-In, Parallel-Out Shift Register with Storage Wide

More information

DDR2 SDRAM FBDIMM MT36HTF25672F 2GB MT36HTF51272F 4GB. Features. 2GB, 4GB (x72, DR) 240-Pin DDR2 SDRAM FBDIMM. Features

DDR2 SDRAM FBDIMM MT36HTF25672F 2GB MT36HTF51272F 4GB. Features. 2GB, 4GB (x72, DR) 240-Pin DDR2 SDRAM FBDIMM. Features SDRAM FBDIMM MT36HTF25672F 2GB MT36HTF51272F 4GB 2GB, 4GB (x72, DR) 240-Pin SDRAM FBDIMM Features Features 240-pin, fully buffered DIMM (FBDIMM) Fast data transfer rates: PC2-4200, PC2-5300, or PC2-6400

More information

ICS379. Quad PLL with VCXO Quick Turn Clock. Description. Features. Block Diagram

ICS379. Quad PLL with VCXO Quick Turn Clock. Description. Features. Block Diagram Quad PLL with VCXO Quick Turn Clock Description The ICS379 QTClock TM generates up to 9 high quality, high frequency clock outputs including a reference from a low frequency pullable crystal. It is designed

More information

DDR2 SDRAM SODIMM MT4HTF6464HZ 512MB. Features. 512MB (x64, SR) 200-Pin DDR2 SODIMM. Features. Figure 1: 200-Pin SODIMM (MO-224 R/C C)

DDR2 SDRAM SODIMM MT4HTF6464HZ 512MB. Features. 512MB (x64, SR) 200-Pin DDR2 SODIMM. Features. Figure 1: 200-Pin SODIMM (MO-224 R/C C) DDR2 SDRAM SODIMM MT4HTF6464HZ 512MB 512MB (x64, SR) 200-Pin DDR2 SODIMM Features Features 200-pin, small-outline dual in-line memory module (SODIMM) Fast data transfer rates: PC2-3200, PC2-4200, PC2-5300,

More information

ICS650-01 SYSTEM PERIPHERAL CLOCK SOURCE. Description. Features. Block Diagram DATASHEET

ICS650-01 SYSTEM PERIPHERAL CLOCK SOURCE. Description. Features. Block Diagram DATASHEET DATASHEET ICS650-01 Description The ICS650-01 is a low-cost, low-jitter, high-performance clock synthesizer for system peripheral applications. Using analog/digital Phase-Locked Loop (PLL) techniques,

More information

DM74LS153 Dual 1-of-4 Line Data Selectors/Multiplexers

DM74LS153 Dual 1-of-4 Line Data Selectors/Multiplexers Dual 1-of-4 Line Data Selectors/Multiplexers General Description Each of these data selectors/multiplexers contains inverters and drivers to supply fully complementary, on-chip, binary decoding data selection

More information

Technical Note DDR2 Offers New Features and Functionality

Technical Note DDR2 Offers New Features and Functionality Technical Note DDR2 Offers New Features and Functionality TN-47-2 DDR2 Offers New Features/Functionality Introduction Introduction DDR2 SDRAM introduces features and functions that go beyond the DDR SDRAM

More information

HCC/HCF4032B HCC/HCF4038B

HCC/HCF4032B HCC/HCF4038B HCC/HCF4032B HCC/HCF4038B TRIPLE SERIAL ADDERS INERT INPUTS ON ALL ADDERS FOR SUM COMPLEMENTING APPLICATIONS FULLY STATIC OPERATION...DC TO 10MHz (typ.) @ DD = 10 BUFFERED INPUTS AND OUTPUTS SINGLE-PHASE

More information

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

INTEGRATED CIRCUITS. For a complete data sheet, please also download: INTEGRATED CIRCUITS DATA SEET For a complete data sheet, please also download: The IC6 74C/CT/CU/CMOS Logic Family Specifications The IC6 74C/CT/CU/CMOS Logic Package Information The IC6 74C/CT/CU/CMOS

More information

74LS193 Synchronous 4-Bit Binary Counter with Dual Clock

74LS193 Synchronous 4-Bit Binary Counter with Dual Clock 74LS193 Synchronous 4-Bit Binary Counter with Dual Clock General Description The DM74LS193 circuit is a synchronous up/down 4-bit binary counter. Synchronous operation is provided by having all flip-flops

More information

DM74LS193 Synchronous 4-Bit Binary Counter with Dual Clock

DM74LS193 Synchronous 4-Bit Binary Counter with Dual Clock September 1986 Revised March 2000 DM74LS193 Synchronous 4-Bit Binary Counter with Dual Clock General Description The DM74LS193 circuit is a synchronous up/down 4-bit binary counter. Synchronous operation

More information

DDR2 SDRAM FBDIMM MT36HTF51272FDZ 4GB. Features. 4GB (x72, QR) 240-Pin DDR2 SDRAM FBDIMM. Features. Features (Continued)

DDR2 SDRAM FBDIMM MT36HTF51272FDZ 4GB. Features. 4GB (x72, QR) 240-Pin DDR2 SDRAM FBDIMM. Features. Features (Continued) SDRAM FBDIMM MT36HTF51272FDZ 4GB 4GB (x72, QR) 240-Pin SDRAM FBDIMM Features Features 240-pin, fully buffered DIMM (FBDIMM) Fast data transfer rates: PC2-4200, PC2-5300, or PC2-6400 4GB (512 Meg x 72)

More information

SN28838 PAL-COLOR SUBCARRIER GENERATOR

SN28838 PAL-COLOR SUBCARRIER GENERATOR Solid-State Reliability Surface-Mount Package NS PACKAE (TOP VIEW) description The SN28838 is a monolithic integrated circuit designed to interface with the SN28837 PALtiming generator in order to generate

More information

74F675A 16-Bit Serial-In, Serial/Parallel-Out Shift Register

74F675A 16-Bit Serial-In, Serial/Parallel-Out Shift Register 74F675A 16-Bit Serial-In, Serial/Parallel-Out Shift Register General Description The 74F675A contai a 16-bit serial in/serial out shift register and a 16-bit parallel out storage register. Separate serial

More information

ICS650-44 SPREAD SPECTRUM CLOCK SYNTHESIZER. Description. Features. Block Diagram DATASHEET

ICS650-44 SPREAD SPECTRUM CLOCK SYNTHESIZER. Description. Features. Block Diagram DATASHEET DATASHEET ICS650-44 Description The ICS650-44 is a spread spectrum clock synthesizer intended for video projector and digital TV applications. It generates three copies of an EMI optimized 50 MHz clock

More information

DM74LS191 Synchronous 4-Bit Up/Down Counter with Mode Control

DM74LS191 Synchronous 4-Bit Up/Down Counter with Mode Control August 1986 Revised February 1999 DM74LS191 Synchronous 4-Bit Up/Down Counter with Mode Control General Description The DM74LS191 circuit is a synchronous, reversible, up/ down counter. Synchronous operation

More information

M25P40 3V 4Mb Serial Flash Embedded Memory

M25P40 3V 4Mb Serial Flash Embedded Memory Features M25P40 3V 4Mb Serial Flash Embedded Memory Features SPI bus-compatible serial interface 4Mb Flash memory 75 MHz clock frequency (maximum) 2.3V to 3.6V single supply voltage Page program (up to

More information

DDR SDRAM Small-Outline DIMM MT16VDDF6464H 512MB MT16VDDF12864H 1GB

DDR SDRAM Small-Outline DIMM MT16VDDF6464H 512MB MT16VDDF12864H 1GB Features DDR SDRAM Small-Outline DIMM MT16VDDF6464H 512MB MT16VDDF12864H 1GB For the latest component data sheet, refer to the Micron's Web site: www.micron.com/products/modules Features 200-pin, small-outline,

More information

DDR2 SDRAM SODIMM MT8HTF12864HZ 1GB MT8HTF25664HZ 2GB. Features. 1GB, 2GB (x64, SR) 200-Pin DDR2 SDRAM SODIMM. Features

DDR2 SDRAM SODIMM MT8HTF12864HZ 1GB MT8HTF25664HZ 2GB. Features. 1GB, 2GB (x64, SR) 200-Pin DDR2 SDRAM SODIMM. Features DDR2 SDRAM SODIMM MT8HTF12864HZ 1GB MT8HTF25664HZ 2GB 1GB, 2GB (x64, SR) 200-Pin DDR2 SDRAM SODIMM Features Features 200-pin, small-outline dual in-line memory module (SODIMM) Fast data transfer rates:

More information

DDR2 SDRAM FBDIMM MT18HTF12872FD 1GB MT18HTF25672FD 2GB. Features. 1GB, 2GB (x72, DR) 240-Pin DDR2 SDRAM FBDIMM. Features

DDR2 SDRAM FBDIMM MT18HTF12872FD 1GB MT18HTF25672FD 2GB. Features. 1GB, 2GB (x72, DR) 240-Pin DDR2 SDRAM FBDIMM. Features SDRAM FBDIMM MT18HTF12872FD 1GB MT18HTF25672FD 2GB 1GB, 2GB (x72, DR) 240-Pin SDRAM FBDIMM Features Features 240-pin, fully buffered dual in-line memory module (FBDIMM) Fast data transfer rates: PC2-4200,

More information

DS1821 Programmable Digital Thermostat and Thermometer

DS1821 Programmable Digital Thermostat and Thermometer ma www.maxim-ic.com FEATURES Requires no external components Unique 1-Wire interface requires only one port pin for communication Operates over a -55 C to +125 C (67 F to +257 F) temperature range Functions

More information

MM74HC14 Hex Inverting Schmitt Trigger

MM74HC14 Hex Inverting Schmitt Trigger MM74HC14 Hex Inverting Schmitt Trigger General Description The MM74HC14 utilizes advanced silicon-gate CMOS technology to achieve the low power dissipation and high noise immunity of standard CMOS, as

More information

DDR2 SDRAM FBDIMM MT9HTF6472F 512MB MT9HTF12872F 1GB. Features. 512MB, 1GB (x72, SR) 240-Pin DDR2 SDRAM FBDIMM. Features

DDR2 SDRAM FBDIMM MT9HTF6472F 512MB MT9HTF12872F 1GB. Features. 512MB, 1GB (x72, SR) 240-Pin DDR2 SDRAM FBDIMM. Features SDRAM FBDIMM MT9HTF6472F 512MB MT9HTF12872F 1GB 512MB, 1GB (x72, SR) 240-Pin SDRAM FBDIMM Features Features 240-pin, fully buffered DIMM (FBDIMM) Fast data transfer rates: PC2-4200, PC2-5300, or PC2-6400

More information

DM74157 Quad 2-Line to 1-Line Data Selectors/Multiplexers

DM74157 Quad 2-Line to 1-Line Data Selectors/Multiplexers DM74157 Quad 2-Line to 1-Line Data Selectors/Multiplexers General Description These data selectors/multiplexers contain inverters and drivers to supply full on-chip data selection to the four out-put gates.

More information

HEF4021B. 1. General description. 2. Features and benefits. 3. Ordering information. 8-bit static shift register

HEF4021B. 1. General description. 2. Features and benefits. 3. Ordering information. 8-bit static shift register Rev. 10 21 March 2016 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The is an (parallel-to-serial converter) with a synchronous serial data input (DS), a clock

More information

X9C102/103/104/503. Terminal Voltages ±5V, 100 Taps. Digitally-Controlled (XDCP) Potentiometer

X9C102/103/104/503. Terminal Voltages ±5V, 100 Taps. Digitally-Controlled (XDCP) Potentiometer APPLICATION NOTE A V A I L A B L E AN20 AN42 53 AN71 AN73 AN88 AN91 92 AN115 Terminal Voltages ±5V, 100 Taps X9C102/103/104/503 Digitally-Controlled (XDCP) Potentiometer FEATURES Solid-State Potentiometer

More information