HT46R14 A/D Type 8-Bit OTP MCU

Transcription

1 A/D Type 8-Bit OTP MCU Technical Document Tools Information FAQs Application Note HA0004E HT48 & HT46 MCU UART Software Implementation Method HA0005E Controlling the I2C bus with the HT48 & HT46 MCU Series HA00E HT48 & HT46 Keyboard Scan Program HA003E HT48 & HT46 LCM Interface Design HA002E Using the HT46R4 in a CCFL Lamp Inverter Features Operating voltage: f SYS =4MHz: 2.2V~5.5V f SYS =8MHz: 3.3V~5.5V 20 bidirectional I/O lines Two interrupt input shared with an I/O line Two 8-bit programmable timer/event counter with overflow interrupt and 7-stage prescaler Two 8-bit programmable pulse generator (PPG) output channels, with prescaler and 8-bit programmable timer counter, and supports active low or active high output On-chip crystal and RC oscillator Watchdog Timer program memory 928 data memory RAM Supports PFD for sound generation HALT function and wake-up feature reduce power consumption Up to 0.5s instruction cycle with 8MHz system clock at V DD =5V 8-level subroutine nesting 8 channels 9-bit resolution A/D converter Two comparators with interrupt function Bit manipulation instruction 5-bit table read instruction 63 powerful instructions All instructions in one or two machine cycles Low voltage reset function 28-pin SKDIP/SOP package General The device are 8-bit, high performance, RISC architecture microcontroller devices specifically designed for A/D applications that interface directly to analog signals, such as those from sensors. The advantages of low power consumption, I/O flexibility, programmable frequency divider, timer functions, oscillator options, multi-channel A/D Converter, HALT and wake-up functions, enhance the versatility of these devices to suit a wide range of A/D application possibilities such as sensor signal processing, etc. The device provides two comparators and programmable pulse generator (PPG). It is particularly suitable for use in products such as induction cooker and home appliances. Rev..00 November, 2005

2 Block Diagram 2 H C H= 4 2 H C H= + K JA H 5 J=? JA HHK F J + EH? K EJ , , 9, 6 2 HA I? = A H 7: : B5 ; 5 " B5 ; 5 " 7: 9, B5 ; 5 I JHK? JE 4 A C EI JA H 2 7 :, = J= A HO 2 2 / / / 2 HA I? = A H B5 ; 5 I JHK? JE, A H 6 E E C / A A H= J H 7 : ) 7 5 D EBJA H 5 6 ) / / / & + D = A ), + L A HJA H 2 HJ+ 2 HA I? = A H B5 ; ! ,, ) / 0 ) 6 -, / / 2 * 2 * / + 2 ) 2 HJ) 2 ) + 2 HJ* 2 * ) 2 * % ) % 2 ) 2 2 / 2 ) 2 ) 2 )! 2., 2 ) " ) # 6 2 ) $ 6 2 ) % 6 4 Pin Assignment 2 * ) 2 * ) 2 )! 2., 2 ) 2 ) 2 ) 2 2 / 2 * % ) % 2 * $ ) $ 2 * # ) # 2 * " ) " ! + 7 6! " # $ % & '! " & % $ # "! ' & % $ # 2 * ) 2 *! )! 2 ) " ) # 6 2 ) $ 6 2 ) % ,, / " $ 4 " & 5, 2 ) 5 2 ) Rev November, 2005

3 Pin Pin Name I/O Option PA0/PPG PA~PA2 PA3/PFD PA4/TMR0 PA5/INT0 PA6/INT PA7/TMR PB0/AN0~ PB7/AN7 PC0/C0VIN- PC/C0VIN+ PC2/C0OUT PC3/COUT CVIN+ CVIN- I/O I/O I/O Pull-high Wake-up PA3 or PFD Pull-high Pull-high I/O or Comparator PPG0 O OSC OSC2 I O Crystal or RC Bidirectional 8-bit input/output port. Each bit can be configured as wake-up input by options. Software instructions determine the CMOS output or Schmitt trigger input with or without pull-high resistor (determined by pull-high option: bit option). The PFD, INT0 and INT are pin-shared with PA3, PA5 and PA6. The TMR0 is pin-shared with PA4, TMR is pin shared with PA7, respectively. The PPG is a programmable pulse generator output pin, pin shared with PA0. The PPG or I/O function is selected via configuration option. The PPG output pin is floating during power-on reset, RES pin reset or LVR reset. The PPG output level (active low or active high) can be selected via configuration option. Bidirectional 8-bit input/output port. Software instructions determine the CMOS output, Schmitt trigger input with or without pull-high resistor (determined by pull-high option: bit option) or A/D input. Once a PB line is selected as an A/D input (by using software control), the I/O function and pull-high resistor are disabled automatically. Bidirectional 4-bit input/output port. Software instructions determine the CMOS output, Schmitt trigger input with or without pull-high resistor (determine by pull-high option: byte option). C0VIN+, C0VIN- and C0OUT are pin-shared with PC, PC0 and PC2. Once the Comparator 0 function is used, the internal registers related to PC, PC0 cannot be used, PC2 can be used as input only, the PC, PC0 I/O function, PC2 output function and pull-high resistor are disabled automatically. Software instructions determine the Comparator 0 function to be used. CVIN+ and CVIN- are Comparator input, COUT is pin-shared with PC3. Once the Comparator function is used, the internal register related to PC3 can be used as input only, the PC3 output function and pull-high resistor are disabled automatically. Software instructions determine the Comparator function to be used. This is a programmable pulse generator 0 output pin, the pin is floating during power-on reset, RES pin reset or LVR reset. The PPG0 output level (active low or active high) can be selected via configuration option OSC, OSC2 are connected to an RC network or a Crystal (determined by options) for the internal system clock. In the case of RC operation, OSC2 is the output terminal for /4 system clock. RES I Schmitt trigger reset input. Active low. VDD Positive power supply VSS Negative power supply, ground Absolute Maximum Ratings Supply Voltage...V SS 0.3V to V SS +6.0V Input Voltage...V SS 0.3V to V DD +0.3V Storage Temperature...50C to25c Operating Temperature...40C to85c Note: These are stress ratings only. Stresses exceeding the range specified under Absolute Maximum Ratings may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability. Rev November, 2005

4 D.C. Characteristics Symbol V DD I DD I DD2 I DD3 I STB Parameter Operating Voltage Operating Current (Crystal OSC) Operating Current (RC OSC) Operating Current (Crystal OSC, RC OSC) Standby Current (WDT Enabled) V DD Test Conditions Conditions Min. Typ. Max. Unit f SYS =4MHz V f SYS =8MHz V 3V No load, fsys =4MHz ma 5V ADC disable 2 4 ma 3V No load, fsys =4MHz ma 5V ADC disable ma 5V No load, f SYS=8MHz ADC disable 4 8 ma 3V 5 A No load, system HALT 5V 0 A I STB2 V IL V IH Standby Current (WDT Disabled) Input Low Voltage for I/O Ports, TMR0 and TMR Input High Voltage for I/O Ports, TMR0 and TMR 3V A No load, system HALT 5V 2 A 0 0.3V DD V 0.7V DD V DD V V IL2 Input Low Voltage (RES) 0 0.4V DD V V IH2 Input High Voltage (RES) 0.9V DD V DD V V LVR Low Voltage Reset V I OL I OH R PH I/O Port Sink Current I/O Port Source Current Pull-high Resistance 3V VOL =0.V DD 4 8 ma 5V 0 20 ma 3V VOH =0.9V DD 2 4 ma 5V 5 0 ma 3V k 5V k V AD A/D Input Voltage 0 V DD V E AD A/D Conversion Error 0.5 LSB I ADC Additional Power Consumption if A/D Converter is Used 3V 0.5 ma 5V.5 3 ma V OS Comparator Input Offset Voltage 0 0 mv V I Comparator Input Voltage Range 0.2 V DD 0.8 V Ta=25C Rev November, 2005

5 A.C. Characteristics Ta=25C Symbol Parameter V DD Test Conditions Conditions Min. Typ. Max. Unit f SYS f TIMER t WDTOSC System Clock Timer I/P Frequency (TMR0/TMR) Watchdog Oscillator Period 2.2V~5.5V khz 3.3V~5.5V khz 2.2V~5.5V khz 3.3V~5.5V khz 3V s 5V s t RES External Reset Low Pulse Width s t SST System Start-up Timer Period Power-up or Wake-up from HALT 024 *t SYS t INT Interrupt Pulse Width s t AD A/D Clock Period s t ADC A/D Conversion Time 76 t AD t ADCS A/D Sampling Time 32 t AD t COMP Comparator Response Time 3 s Note: *t SYS =/f SYS Functional Execution Flow The system clock for the microcontroller is derived from either a crystal or an RC oscillator. The system clock is internally divided into four non-overlapping clocks. One instruction cycle consists of four system clock cycles. Instruction fetching and execution are pipelined in such a way that a fetch takes an instruction cycle while decoding and execution takes the next instruction cycle. However, the pipelining scheme causes each instruction to effectively execute in a cycle. If an instruction changes the program counter, two cycles are required to complete the instruction. Program Counter PC The program counter (PC) controls the sequence in which the instructions stored in program PROM are executed and its contents specify full range of program memory. After accessing a program memory word to fetch an instruction code, the contents of the program counter are incremented by one. The program counter then points to the memory word containing the next instruction code. When executing a jump instruction, conditional skip execution, loading PCL register, subroutine call, initial reset, internal interrupt, external interrupt or return from subroutine, the PC manipulates the program transfer by loading the address corresponding to each instruction. 5 O I JA +? 6 6 6! 6 " 6 6 6! 6 " 6 6 6! 6 " O A J? D N A? K JA A J? D N A? K JA A J? D N A? K JA Execution Flow Rev November, 2005

6 Mode Program Counter * *0 *9 *8 *7 *6 *5 *4 *3 *2 * *0 Initial Reset External Interrupt External Interrupt Comparator 0 interrupt Timer/Event Counter 0 Overflow Timer/Event Counter Overflow A/D Converter Interrupt Skip Program Counter+2 Loading PCL * *0 Jump, Call Branch # #0 #9 #8 #7 #6 #5 #4 #3 #2 # #0 Return from Subroutine S S0 S9 S8 S7 S6 S5 S4 S3 S2 S S0 Program Counter Note: *~*0: Program counter bits S~S0: Stack register bits #~#0: Instruction code PCL bits The conditional skip is activated by instructions. Once the condition is met, the next instruction, fetched during the current instruction execution, is discarded and a dummy cycle replaces it to get the proper instruction. Otherwise proceed with the next instruction. The lower byte of the program counter (PCL) is a readable and writeable register (06H). Moving data into the PCL performs a short jump. The destination will be within 256 locations. When a control transfer takes place, an additional dummy cycle is required. Program memory ROM The program memory is used to store the program instructions which are to be executed. It also contains data, table, and interrupt entries, and is organized into bits, addressed by the program counter and table pointer. Certain locations in the program memory are reserved for special usage: Location 000H Location 000H is reserved for program initialization. After chip reset, the program always begins execution at location 000H. Location 004H Location 004H is reserved for the external interrupt 0 service program. If the INT0 input pin is activated, the interrupt is enabled and the stack is not full, the program begins execution at location 004H. Location 008H Location 008H is reserved for the external Interrupt service program. If the INT input pin is activated, the interrupt is enabled and the stack is not full, the program begins execution at location 008H. Location 00CH Location 00CH is reserved for the Comparator 0 interrupt service program. If the Comparator 0 output pin is activated, and if the interrupt is enable and the stack is not full, the program begins execution at location 00CH. Location 00H Location 00H is reserved for the Timer/Event Counter 0 interrupt service program. If a timer interrupt results from a Timer/Event Counter 0 overflow, and if the interrupt is enabled and the stack is not full, the program begins execution at location 00H. Location 04H Location 04H is reserved for the Timer/Event Counter interrupt service program. If a timer interrupt results from a Timer/Event Counter overflow, and if the interrupt is enabled and the stack is not full, the program begins execution at location 04H. Location 08H Location 08H is reserved for the A/D converter interrupt service program. If an A/D converter interrupt results from an end of A/D conversion, and if the interrupt is enabled and the stack is not full, the program begins execution at location 08H. Table location Any location in the PROM space can be used as look-up tables. The instructions TABRDC [m] (the current page, page=256 words) and TABRDL [m] (the last page) transfer the contents of the lower-order byte to the specified data memory, and the higher-order byte to TBLH (08H). Only the destination of the lower-order byte in the table is well-defined, the other bits of the table word are transferred to the lower portion of TBLH, and the remaining bit is read as 0. Rev November, 2005

7 The Table Higher-order byte register (TBLH) is read only. The table pointer (TBLP) is a read/write register (07H), which indicates the table location. Before accessing the table, the location must be placed in TBLP. The TBLH is read only and cannot be restored. If the main routine and the ISR (Interrupt Service Routine) both employ the table read instruction, the contents of the TBLH in the main routine are likely to be changed by the table read instruction used in the ISR. Errors can occur. In other words, using the table read instruction in the main routine and the ISR simultaneously should be avoided. However, if the table read instruction has to be applied in both the main routine and the ISR, the interrupt is supposed to be disabled prior to the table read instruction. It will not be enabled until the TBLH has been backed up. All table related instructions require two cycles to complete the operation. These areas may function as normal program memory depending upon the requirements. 0 " 0 & " 0 & , A L E? A EJE= E = JE 2 H C H= - N JA H = JA HHK F J 5 K > H K JE A - N JA H = JA HHK F J 5 K > H K JE A + F = H= J H JA HHK F J5 K > H K JE A 6 E A H- L A J+ K JA H JA HHK F J5 K > H K JE A 6 E A H- L A J+ K JA H JA HHK F J5 K > H K JE A ), + L A HJA H JA HHK F J5 K > H K JE A K F 6 = > A # $ M H@ I K F 6 = > A # $ M H@ I... 0 # > EJI JA H= C A I BH J. Stack Register STACK Program Memory 2 H C H= A HO This is a special part of the memory which is used to save the contents of the program counter only. The stack is organized into 8 levels and is neither part of the data nor part of the program space, and is neither readable nor writeable. The activated level is indexed by the stack pointer (SP) and is neither readable nor writeable. At a subroutine call or interrupt acknowledgment, the contents of the program counter are pushed onto the stack. At the end of a subroutine or an interrupt routine, signaled by a return instruction (RET or RETI), the program counter is restored to its previous value from the stack. After a chip reset, the SP will point to the top of the stack. If the stack is full and a non-masked interrupt takes place, the interrupt request flag will be recorded but the acknowledgment will be inhibited. When the stack pointer is decremented (by RET or RETI), the interrupt will be serviced. This feature prevents stack overflow allowing the programmer to use the structure more easily. In a similar case, if the stack is full and a CALL is subsequently executed, stack overflow occurs and the first entry will be lost (only the most recent 8 return addresses are stored). Data Memory RAM The data memory is designed with 228 bits. The data memory is divided into two functional groups: special function registers and general purpose data memory (928). Most are read/write, but some are read only. The special function registers consist of an Indirect addressing register 0 (00H), a Memory pointer register 0 (MP0;0H), an Indirect addressing register (02H), a Memory pointer register (MP;03H), an Accumulator (ACC;05H), a Program counter lower-order byte register (PCL;06H), a Table pointer (TBLP;07H), a Table higher-order byte register (TBLH;08H), a Status register (STATUS;0AH), an Interrupt control register 0 (INTC0;0BH), a Timer/Event Counter 0 (TMR0;0DH), a Timer/Event Counter 0 control register (TMR0C;0EH), a Timer/Event Counter (TMR:0H), a Timer/Event Counter control register (TMRC; H), Interrupt control register (INTC;EH), the A/D result lower-order byte register (ADRL;24H), the A/D result higher-order byte register (ADRH;25H), the A/D control register (ADCR;26H), the A/D clock setting register (ACSR;27H), I/O registers (PA;2H, PB;4H, PC;6H) and I/O control registers (PAC;3H, PBC;5H, PCC; Instruction Table Location * *0 *9 *8 *7 *6 *5 *4 *3 *2 * *0 TABRDC [m] P P0 Table Location Note: *~*0: Table location bits P~P8: Current program counter Table pointer bits Rev November, 2005

8 7H), the programmable pulse generator0 (PPG0) control register (PPG0C;20H), the programmable pulse generator timer register (PPGT0;2H), the programmable pulse generator (PPG) control register (PPGC;22H), the programmable pulse generator timer register (PPGT;23H). The remaining space before the 40H is reserved for future expanded usage and reading these locations will get 00H. The general purpose data memory, addressed from 40H to FFH, is used for data and control information under instruction commands. All of the data memory areas can handle arithmetic, logic, increment, decrement and rotate operations directly. Except for some dedicated bits, each bit in the data memory can be set and reset by SET [m].i and CLR [m].i. They are also indirectly accessible through memory pointer registers (MP0;0H/MP;03H). Indirect Addressing Register Location 00H and 02H are indirect addressing registers that are not physically implemented. Any read/write operation of [00H] and [02H] accesses the RAM pointed to by MP0(0H) and MP(03H) respectively. Reading location 00H or 02H indirectly returns the result 00H. While, writing it indirectly leads to no operation. The function of data movement between two indirect addressing registers is not supported. The memory pointer registers, MP0 and MP, are both 8-bit registers used to access the RAM by combining corresponding indirect addressing registers. Accumulator The accumulator is closely related to ALU operations. It is also mapped to location 05H of the data memory and can carry out immediate data operations. The data movement between two data memory locations must pass through the accumulator ! 0 " 0 # 0 $ 0 % 0 & 0 ' 0 ) 0 * 0 + 0, ! 0 " 0 # 0 $ 0 % 0 & 0 ' 0 ) 0 * 0 + 0, ! 0 " 0 # 0 $ 0 % 0 & HA I I E C 4 A C EI JA H HA I I E C 4 A C EI JA H 2 ) * 2 6 * ) ) 2 ) + 2 * 2 * / / / / 6 ), 4 ), 4 0 ), + 4 ) F A? E= 2 K HF I A, = J= A HO Arithmetic and Logic Unit ALU This circuit performs 8-bit arithmetic and logic operations. The ALU provides the following functions: Arithmetic operations (ADD, ADC, SUB, SBC, DAA) Logic operations (AND, OR, XOR, CPL) Rotation (RL, RR, RLC, RRC) Increment and Decrement (INC, DEC) Branch decision (SZ, SNZ, SIZ, SDZ) The ALU not only saves the results of a data operation but also changes the status register. Status Register STATUS This 8-bit register (0AH) contains the zero flag (Z), carry flag (C), auxiliary carry flag (AC), overflow flag (OV), power down flag (PDF), and watchdog time-out flag!. 0 " / A A H= 2 K HF I A, = J= A HO ' * O JA I RAM Mapping 7 K I 4 A = I (TO). It also records the status information and controls the operation sequence. With the exception of the TO and PDF flags, bits in the status register can be altered by instructions like most other registers. Any data written into the status register will not change the TO or PDF flag. In addition operations related to the status register may give different results from those intended. The TO flag can be affected only by system power-up, a WDT Rev November, 2005

9 time-out or executing the CLR WDT or HALT instruction. The PDF flag can be affected only by executing the HALT or CLR WDT instruction or a system power-up. The Z, OV, AC and C flags generally reflect the status of the latest operations. In addition, on entering the interrupt sequence or executing the subroutine call, the status register will not be pushed onto the stack automatically. If the contents of the status are important and if the subroutine can corrupt the status register, precautions must be taken to save it properly. Interrupt The devices provides two external interrupts, two internal timer/event counter 0/ interrupts, one comparator interrupt, and A/D converter interrupt. The interrupt control register 0 (INTC0;0BH) and interrupt control register (INTC;EH) both contain the interrupt control bits that are used to set the enable/disable status and interrupt request flags. Once an interrupt subroutine is serviced, other interrupts are all blocked (by clearing the EMI bit). This scheme may prevent any further interrupt nesting. Other interrupt requests may take place during this interval, but only the interrupt request flag will be recorded. If a certain interrupt requires servicing within the service routine, the EMI bit and the corresponding bit of the INTC0 or of INTC may be set in order to allow interrupt nesting. Once the stack is full, the interrupt request will not be acknowledged, even if the related interrupt is enabled, until the SP is decremented. If immediate service is desired, the stack should be prevented from becoming full. All these interrupts can support a wake-up function. As an interrupt is serviced, a control transfer occurs by pushing the contents of the program counter onto the stack followed by a branch to a subroutine at the specified location in the ROM. Only the contents of the program counter is pushed onto the stack. If the contents of the register or of the status register (STATUS) is altered by the interrupt service program which corrupts the desired control sequence, the contents should be saved in advance. External interrupts are triggered by a high to low transition of INT0 or INT, and the related interrupt request flag (EI0F;bit 4 of the INTC0, EIF;bit 5 of the INTC0) is set as well. After the interrupt is enabled, the stack is not full, and the external interrupt is active, a subroutine call to location 04H or 08H occurs. The interrupt request flag (EI0F or EIF) and EMI bits are all cleared to disable other interrupts. The Comparator 0 output Interrupt is initialized by setting the Comparator 0 output Interrupt request flag (C0F; bit 6 of the INTC0), which is caused by a falling edge transition of comparator 0 output. After the interrupt is enabled, and the stack is not full, and the C0F bit is set, a subroutine call to location 0CH occurs. The related interrupt request flag (C0F) is reset, and the EMI bit is cleared to disable further maskable interrupts. The internal Timer/Event Counter 0 interrupt is initialized by setting the Timer/Event Counter 0 interrupt request flag (T0F;bit 4 of the INTC), which is normally caused by a timer overflow. After the interrupt is enabled, and the stack is not full, and the T0F bit is set, a subroutine call to location 00H occurs. The related interrupt request flag (T0F) is reset, and the EMI bit is cleared to disable further interrupts. The Timer/Event Counter is operated in the same manner, The Timer/Event Counter related interrupt request flag is TF (bit 5 of the INTC) and its subroutine call location is 04H. The related interrupt request flag (TF) will be reset and the EMI bit cleared to disable further interrupts. Bit No. Label Function 0 C AC C is set if an operation results in a carry during an addition operation or if a borrow does not take place during a subtraction operation, otherwise C is cleared. C is also affected by a rotate through carry instruction. AC is set if an operation results in a carry out of the low nibbles in addition or no borrow from the high nibble into the low nibble in subtraction, otherwise AC is cleared. 2 Z Z is set if the result of an arithmetic or logic operation is zero, otherwise Z is cleared. 3 OV OV is set if an operation results in a carry into the highest-order bit but not a carry out of the highest-order bit, or vice versa, otherwise OV is cleared. 4 PDF PDF is cleared by system power-up or executing the CLR WDT instruction. PDF is set by executing the HALT instruction. 5 TO TO is cleared by a system power-up or executing the CLR WDT or HALT instruction. TO is set by a WDT time-out. 6, 7 Unused bit, read as 0 Status (0AH) Register Rev November, 2005

10 The A/D converter interrupt is initialized by setting the A/D converter request flag (ADF; bit 6 of the INTC), is caused by an end of A/D conversion. When the interrupt is enabled, the stack is not full and the ADF is set, a subroutine call to location 08H will occur. The related interrupt request flag (ADF) will be reset and the EMI bit cleared to disable further interrupts. After the interrupt is enabled, and a subroutine call to location 08H occurs. During the execution of an interrupt subroutine, other interrupt acknowledgments are all held until the RETI instruction is executed or the EMI bit and the related interrupt control bit are set both to (if the stack is not full). To return from the interrupt subroutine, RET or RETI may be invoked. RETI sets the EMI bit and enables an interrupt service, but RET does not. Interrupts occurring in the interval between the rising edges of two consecutive T2 pulses are serviced on the latter of the two T2 pulses if the corresponding interrupts are enabled. In the case of simultaneous requests, the priorities in the following table apply. These can be masked by resetting the EMI bit. Interrupt Source Priority Vector External interrupt 0 04H External interrupt 2 08H Comparator 0 output interrupt 3 0CH Timer/Event Counter 0 overflow 4 0H Timer/Event Counter overflow 5 4H A/D converter interrupt 6 8H The Comparator 0 interrupt request flag (C0F), external interrupt request flag (EIF), External Interrupt 0 request flag (EI0F), Enable Comparator 0 output interrupt bit (EC0I), Enable External interrupt bit (EEI), Enable External Interrupt 0 bit (EEI0), and enable master interrupt bit (EMI) make up of the Interrupt Control register 0 (INTC0) which is located at 0BH in the RAM. Bit No. Label Function 0 EMI Controls the master (global) interrupt (=enable; 0=disable) EEI0 Controls the external interrupt 0 (=enable; 0=disable) 2 EEI Controls the external interrupt (=enable; 0=disable) 3 EC0I Control the Comparator 0 interrupt (= enable; 0= disable) 4 EI0F External interrupt 0 request flag (=active; 0=inactive) 5 EIF External interrupt request flag (=active; 0=inactive) 6 C0F The Comparator 0 request flag (=active; 0=inactive) 7 For test mode used only. Must be written as 0; otherwise may result in unpredictable operation. INTC0 (0BH) Register Bit No. Label Function 0 ET0I Controls the Timer/Event Counter 0 interrupt (=enable; 0=disable) ETI Controls the Timer/Event Counter interrupt (=enable; 0=disable) 2 EADI Controls the A/D converter interrupt (=enable; 0=disable) 3 Unused bit, read as 0 4 T0F Internal Timer/Event Counter 0 request flag (=active; 0=inactive) 5 TF Internal Timer/Event Counter request flag (=active; 0=inactive) 6 ADF The A/D converter request flag (=active; 0=inactive) 7 Unused bit, read as 0 INTC (EH) Register Rev November, 2005

11 The A/D converter request flag (ADF), the Timer/Event Counter interrupt request flag (TF), the Timer/Event Counter 0 interrupt request flag (T0F), enable A/D converter interrupt bit (EADI), enable Timer/Event Counter interrupt bit (ETI), and enable Timer/Event Counter 0 interrupt bit (ET0I), constitute the Interrupt Control register (INTC) which is located at EH in the RAM. EMI, EEI0, EEI, EC0I, ET0I, ETI, and EADI are all used to control the enable/disable status of interrupts. These bits prevent the requested interrupt from being serviced. Once the interrupt request flags (EI0F, EIF, C0F, T0F, TF, ADF) are all set, they remain in the INTC or INTC0 respectively until the interrupts are serviced or cleared by a software instruction. It is recommended that a program does not use the CALL subroutine within the interrupt subroutine. Interrupts often occur in an unpredictable manner or need to be serviced immediately in some applications. If only one stack is left and enabling the interrupt is not well controlled, the original control sequence will be damaged once the CALL operates in the interrupt subroutine. Oscillator Configuration There are two oscillator circuits in the microcontroller ,, 5 + B5 ; 5 " F A, H= E + HO I J= I? E= J H 4 + I? E= J H System Oscillator 5 + Both are designed for system clocks, namely the RC oscillator and the Crystal oscillator, which are determined by options. No matter what oscillator type is selected, the signal provides the system clock. The HALT mode stops the system oscillator and ignores an external signal to conserve power. If an RC oscillator is used, an external resistor between OSC and VSS is required and the resistance must range from 24k to M. The system clock, divided by 4, is available on OSC2, which can be used to synchronize external logic. The RC oscillator provides the most cost effective solution. However, the frequency of oscillation may vary with VDD, temperatures and the chip itself due to process variations. It is, therefore, not suitable for timing sensitive operations where an accurate oscillator frequency is desired. If the Crystal oscillator is used, a crystal across OSC and OSC2 is needed to provide the feedback and phase shift required for the oscillator, and no other external components are required. Instead of a crystal, a resonator can also be connected between OSC and OSC2 to get a frequency reference, but two external capacitors in OSC and OSC2 are required (If the oscillating frequency is less than MHz). The WDT oscillator is a free running on-chip RC oscillator, and no external components are required. Even if the system enters the power down mode, the system clock is stopped, but the WDT oscillator still works within a period of approximately 65s@5V. The WDT oscillator can be disabled by options to conserve power. Watchdog Timer WDT The clock source of the WDT is implemented by a dedicated RC oscillator (WDT oscillator) or instruction clock (system clock divided by 4) determined by options. This timer is designed to prevent a software malfunction or sequence jumping to an unknown location with unpredictable results. The watchdog timer can be disabled by option. If the watchdog timer is disabled, all the executions related to the WDT result in no operation. Once an internal WDT oscillator (RC oscillator with a period of 65s/@5V normally) is selected, it is divided by 2 3,2 4,2 5 or 2 6 (by options) to get the WDT time-out period. The minimum WDT time-out period is about 600ms. This time-out period may vary with temperature, VDD and process variations. By selection the WDT options, longer time-out periods can be realized. If the WDT time-out is selected to f S /2 6, the maximum time-out period is about 4.7s. If the WDT oscillator is disabled, the WDT clock may still come from the instruction clock and operate in the same manner except that in the Halt state the WDT may stop counting and lose its protecting purpose. In this situation the logic can only be restarted by external logic. If the device operates in a noisy environment, using the on-chip RC oscillator (WDT OSC) is strongly recommended, since the HALT will stop the system clock. 5 O I JA +? " 9, = I F JE I A A? J BI 9, 6 + A = H BI &, EL E@ A H 9, 6 2 HA I? = A H = I F JE 6 E A K J4 A I A J $ BI # BI " BI! BI Watchdog Timer Rev..00 November, 2005

12 The WDT overflow under normal operation will initialize a chip reset and set the status bit TO. Whereas in the Halt mode, the overflow will initialize a warm reset in which only the program counter and stack pointer are reset to zero. To clear the contents of the WDT, three methods are adopted; external reset (a low level to RES), software instructions, or a HALT instruction. The software instructions include CLR WDT and the other set CLR WDT and CLR WDT2. Of these two types of instruction, only one can be active depending on the mask option CLR WDT times selection option.iftheclr WDT is selected (i.e. CLRWDT times equal one), any execution of the CLR WDT instruction will clear the WDT. In case CLR WDT and CLR WDT2 are chosen (i.e. CLRWDT times equal two), these two instructions must be executed to clear the WDT; otherwise, the WDT may reset the chip because of time-out. If the WDT time-out period is selected f s /2 2 (by options), the WDT time-out period ranges from f s /2 2 ~f s /2 3, since the CLR WDT or CLR WDT and CLR WDT2 instructions only clear the last two stages of the WDT. Power Down HALT The HALT mode is initialized by the HALT instruction and results in the following: The system oscillator will be turned off but the WDT oscillator keeps running (if the WDT oscillator is selected). The contents of the on chip RAM and registers remain unchanged. WDT will be cleared and recounted again (if the WDT clock is from the WDT oscillator). All of the I/O ports maintain their original status. The PD flag is set and the TO flag is cleared. The system can leave the HALT mode by means of an external reset, an interrupt, an external falling edge signal on port A or a WDT overflow. An external reset causes a device initialization and the WDT overflow performs a warm reset. After the TO and PD flags are examined, the reason for chip reset can be determined. The PD flag is cleared by system power-up or executing the CLR WDT instruction and is set when executing the HALT instruction. The TO flag is set if the WDT time-out occurs, and causes a wake-up that only resets the program counter and stack pointer; the others keep their original status. The port A wake-up and interrupt methods can be considered as a continuation of normal execution. Each bit in port A can be independently selected to wake up the device by the mask option. Awakening from an I/O port stimulus, the program will resume execution of the next instruction. If it awakens from an interrupt, two sequences may occur. If the related interrupt is disabled or the interrupt is enabled but the stack is full, the program will resume execution at the next instruction. If the interrupt is enabled and the stack is not full, the regular interrupt response takes place. If an interrupt request flag is set to before entering the HALT mode, the wake-up function of the related interrupt will be disabled. Once a wake-up event occurs, it takes 024 t SYS (system clock period) to resume normal operation. In other words, a dummy period will be inserted after wake-up. If the wake-up results from an interrupt acknowledgment, the actual interrupt subroutine execution will be delayed by one or more cycles. If the wake-up results in the next instruction execution, this will be executed immediately after the dummy period is finished. To minimize power consumption, all the I/O pins should be carefully managed before entering the HALT status. Reset There are three ways in which a reset can occur: RES reset during normal operation RES reset during HALT WDT time-out reset during normal operation The WDT time-out during HALT is different from other chip reset conditions, since it can perform a warm re - set that resets only the program counter and SP, leaving the other circuits in their original state. Some registers remain unchanged during other reset conditions. Most registers are reset to the initial condition when the reset conditions are met. By examining the PDF and TO flags, the program can distinguish between different chip resets. TO PDF RESET Conditions 0 0 RES reset during power-up u u RES reset during normal operation 0 RES wake-up HALT u WDT time-out during normal operation WDT wake-up HALT Note: u means unchanged To guarantee that the system oscillator is started and stabilized, the SST (System Start-up Timer) provides an extra-delay of 024 system clock pulses when the system reset (power-up, WDT time-out or RES reset) or the system awakes from the HALT state. When a system reset occurs, the SST delay is added during the reset period. Any wake-up from HALT will enable the SST delay. The functional unit chip reset status are shown below. Rev November, 2005

13 An extra option load time delay is added during system reset (power-up, WDT time-out at normal mode or RES reset). Program Counter Interrupt Prescaler, Divider WDT Timer/Event Counter PPG Timer PPG output Input/Output Ports Stack Pointer 000H Disable Cleared Clear. After master reset, WDT begins counting Off Off Floating Input mode Points to the top of the stack The registers states are summarized in the following table. Register Reset (Power On) WDT Time-out (Normal ) RES Reset (Normal ) RES Reset (HALT) WDT Time-out (HALT)* MP0 xxxx xxxx uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu MP xxxx xxxx uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu ACC xxxx xxxx uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu Program Counter 000H 000H 000H 000H 000H TBLP xxxx xxxx uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu TBLH xxxx xxxx uuuu uuuu uuuu uuuu uuuu uuuu uuuu uuuu STATUS --00 xxxx --u uuuu --uu uuuu --0 uuuu -- uuuu INTC uuu uuuu TMR0 xxxx xxxx xxxx xxxx uuuu uuuu uuuu uuuu uuuu uuuu TMR0C uu-u uuuu TMR xxxx xxxx xxxx xxxx uuuu uuuu uuuu uuuu uuuu uuuu TMRC uu-u u--- PA uuuu uuuu PAC uuuu uuuu PB uuuu uuuu PBC uuuu uuuu PC uuuu PCC uuuu INTC uuu -uuu PPG0C uuuu uuuu PPGT0 xxxx xxxx xxxx xxxx uuuu uuuu uuuu uuuu uuuu uuuu PPGC uuuu uu-u PPGT xxxx xxxx xxxx xxxx uuuu uuuu uuuu uuuu uuuu uuuu ADRL x x x x u ADRH xxxx xxxx xxxx xxxx xxxx xxxx xxxx xxxx uuuu uuuu ADCR uuuu uuuu ACSR uu Note: * stands for warm reset u stands for unchanged x stands for unknown Rev November, 2005

14 8,, E A K J + D EF 4 A I A J J5 5 6 makes the starting value be placed in the timer/event counter 0/ preload register and reading TMR0/ get the contents of the timer/event counter 0/. The TMR0C and TMRC are Timer/Event Counter control register 0/, which defines the operating mode, counting enable or disable and an active edge. Note: Reset Timing Chart ,,. 4-5 Reset Circuit * Make the length of the wiring, which is connected to the RES pin as short as possible, to avoid noise interference. The T0M0/TM0 and T0M/TM bits define the operation mode. The event count mode is used to count external events, which means that the clock source is from an external (TMR0, TMR) pin. The timer mode functions as a normal timer with the clock source coming from the internal selected clock source. Finally, the pulse width measurement mode can be used to count the high or low level duration of the external signal (TMR0, TMR), and the counting is based on the internal selected clock source. In the event count or timer mode, the Timer/Event Counter 0/ starts counting at the current contents in the timer/event counter and ends at FFH. Once an overflow occurs, the counter is reloaded from the timer/event counter preload register, and generates an interrupt request flag (T0F; bit 4 of the INTC, TF; bit 5 of the INTC). 0 ) , > EJ4 EF F A + K JA H 5 O I JA 4 A I A J Reset Configuration 9 = H 4 A I A J 4 A I A J In the pulse width measurement mode with the values of the T0ON/TON and T0E/TE bits equal to, after the TMR0/TMR has received a transient from low to high (or high to low if the T0E/TE bit is 0), it will start counting until the TMR0/TMR returns to the original level and resets the T0ON/TON. The measured result remains in the timer/event counter even if the activated transient occurs again. In other words, only -cycle measurement can be made until the T0ON/TON is set. The cycle measurement will re-function as long as it receives further transient pulse. In this operation mode, the timer/event counter begins counting not according to the logic level but to the transient edges. In the case of counter overflows, the counter is reloaded from the timer/event counter register and issues an interrupt request, as in the other two modes, i.e., event and timer modes. Timer/Event Counter Two timer/event counters (TMR0, TMR) are implemented in the microcontroller. The Timer/Event counter 0 contains an 8-bit programmable count-up counter and the clock may come from an external source or an internal clock source. To enable the counting operation, the Timer ON bit An internal clock source comes from f SYS. The Timer/Event (T0ON; bit 4 of the TMR0C or TON; bit 4 of the TMRC) Counter contains an 8-bit programmable count-up counter and the clock may come from an external source or an mode, the T0ON/TON is automatically cleared after the should be set to. In the pulse width measurement internal clock source. An internal clock source comes from measurement cycle is completed. But in the other two system clock/4. The external clock input allows the user to modes, the T0ON/TON can only be reset by instructions. count external events, measure time intervals or pulse The overflow of the Timer/Event Counter 0/ is one of the widths, or to generate an accurate time base. wake-up sources and the Timer/Event Counter 0/ can Using the internal system clock, the timer/event counter is also be applied to a PFD (Programmable Frequency Divider) output at PA3 by options. Only one PFD (PFD0 or only one reference time-base. The internal clock source comes from external events, measure time intervals or PFD) can be applied to PA3 by options. No matter what pulse widths, or generate an accurate time base. Using the operation mode is, writing a 0 to ET0I or ETI disables the related interrupt service. When the PFD function the internal clock allows the user to generate an accurate time base. is selected, executing SET [PA].3 instruction to enable There are four registers related to the Timer/Event Counter 0; TMR0 (0DH), TMR0C (0EH), the Timer/Event Coun- disable the PFD output. the PFD output and executing CLR [PA].3 instruction to ter ; TMR(0H), TMRC (H). Writing TMR0/TMR Rev November, 2005

15 B5 ; 5 & I J= C A 2 HA I? = A H & 7 : B & & > EJ6 E A H- L A J+ K JA H 2 HA 4 A C EI JA H, = J= > K I 4 A K I A 9 E@ JD A = I K HA A A + JH & > EJ6 E A H- L A J + K JA H6 4 2., L A HB M 6 JA HHK F J Timer/Event Counter B5 ; 5 " 6 6 & > EJ6 E A H- L A J+ K JA H 2 HA 4 A C EI JA H, = J= > K I 4 A K I A 9 E@ JD A = I K HA A A + JH & > EJ6 E A H- L A J + K JA H6 4 2., L A HB M 6 JA HHK F J Timer/Event Counter 2., 2., , : 2 )!, = J= , 5 K H? A F JE PFD Source Option In the case of timer/event counter OFF condition, writing data to the timer/event counter preload register also reloads that data to the timer/event counter. But if the timer/event counter is turn on, data written to the timer/event counter is kept only in the timer/event counter preload register. The timer/event counter still continues its operation until an overflow occurs. When the timer/event counter (reading TMR0/TMR) is read, the clock is blocked to avoid errors, as this may results in a counting error. Blocking of the clock should be taken into account by the programmer. It is strongly recommended to load a desired value into the TMR0/TMR register first, before turning on the related timer/event counter, for proper operation since the initial value of TMR0/TMR is unknown. Due to the timer/event scheme, the programmer should pay special attention on the instruction to enable then disable the timer for the first time, whenever there is a need to use the timer/event function, to avoid unpredictable result. After this procedure, the timer/event function can be operated normally. The bit0~bit2 of the TMR0C can be used to define the pre-scaling stages of the internal clock sources of timer/event counter. The definitions are as shown. The overflow signal of timer/event counter can be used to generate the PFD signal. Rev November, 2005

16 Bit No. Label Function 0 2 T0PSC0 T0PSC T0PSC2 Define the prescaler stages, T0PSC2, T0PSC, T0PSC0= 000: f INT =f SYS 00: f INT =f SYS /2 00: f INT =f SYS /4 0: f INT =f SYS /8 00: f INT =f SYS /6 0: f INT =f SYS /32 0: f INT =f SYS /64 : f INT =f SYS /28 3 T0E 4 T0ON Defines the TMR0 active edge of the timer/event counter: In Event Counter Mode (T0M,T0M0)=(0,): :count on falling edge; 0:count on rising edge In Pulse Width measurement mode (T0M,T0M0)=(,): : start counting on the rising edge, stop on the falling edge; 0: start counting on the falling edge, stop on the rising edge Enable/disable the timer counting (0=disable; =enable) 5 Unused bit, read as T0M0 T0M Define the operating mode (T0M, T0M0) 0=Event count mode (External clock) 0=Timer mode (Internal clock) =Pulse Width measurement mode (External clock) 00=Unused TMR0C (0EH) Register Bit No. Label Function 0~2 Unused bit, read as 0 3 TE 4 TON Defines the TMR active edge of the timer/event counter: In Event Counter Mode (TM,TM0)=(0,): :count on falling edge; 0:count on rising edge In Pulse Width measurement mode (TM,TM0)=(,): : start counting on the rising edge, stop on the falling edge; 0: start counting on the falling edge, stop on the rising edge Enable/disable timer counting (0= disable; = enable) 5 Unused bit, read as TM0 TM Define the operating mode (TM, TM0) 0= Event count mode (External clock) 0= Timer mode (Internal clock) = Pulse Width measurement mode (External clock) 00= Unused TMRC (H) Register Rev November, 2005

17 Programmable Pulse Generator PPG This device provides two 8-bit PPG output channels. Each PPG has a programmable period of 256T, where T can be /f SYS, 2/f SYS, 4/f SYS, 8/f SYS, 6/f SYS, 32/f SYS, 64/f SYS, 28/f SYS for an output pulse width. The PPG detects the falling edge of a trigger input, and outputs a single pulse, the falling edge trigger may come from comparator, INT0, INT or software trigger bit, which can be selected by software. The PPG is capable of generating signals from 0.25s to 8.92ms pulse width when the system frequency is operating at 4MHz. The PPG can set the polarity control bit (PxLEV) as active low or active high output (by mask option). A 00H data write to the PPGTx register yields a pulse width 256T output. PPG functional description The PPG module consists of PPG timers, a PPG Mode Control, two comparators. The PPG timer consists of a prescaler, one 8-bit up-counter timer, and an 8-bit preload data register. The programmable pulse generator (PPG) starts counting at the current contents in the preload register and ends at FFH00H. Once an overflow occurs, the counter is reloaded from the PPG timer counter preload register, and generates a signal to stop the PPG timer. The software trigger bit (PxST) will be cleared when the PPG timer overflow occurs. There are four registers related to the PPG output function, two control registers PPG0C and PPGC and two timer preload register PPGT0 and PPGT. Two control registers PPG0C and PPGC define the PPG0 and PPG input control mode (trigger source), enable or disable the comparators, define the PPG0 or PPG timer prescaler rate, range form f SYS /, f SYS /2, f SYS /4, f SYS /8, f SYS /6, f SYS /32, f SYS /64, f SYS /28, enable or disable stopping the PPG0/PPG timer using PISP/INT0 triggered input, enable or disable the restarting of the PPG0/PPG timer using CVO/PIRS triggered input, and control the PPG0/PPG software trigger bit to trigger the PPG0/PPG timer On or Off. The PPGT0 is the PPG0 preload register and PPGT is PPG preload register, these two register contents decide the output pulse width. The PPG output is pin-shared with the PA0, the function is selected via configuration option. If not selected, the pin can operate as a normal I/O pin, if the pin is selected as a PPG output pin, the I/O function is disabled automatically , = J= > K I HA 4 A C EI JA H 2 2 / 6 E A H BB 2 2 / 6 E A H 4 A L A HB M 2 +! : / 6 E A H BB 2 2 / K JF K J 2-8 F JE 2 BI 2 2 / : A + JH 2 HA 4 A C EI JA H, = J= > K I 4 A / 6 E A H BB 2 2 / 6 E A H L A HB M 2 BI 2 BI 2 2 / 6 E A H BB : 2 HA I? = A H B5 ; 5 7 : BI 2-8 F JE 2 2 / K JF K J 2 2 / PPG Block Diagram Rev November, 2005

18 PPG0C control register Bit No PPG0C (20H) P0ST P0RSEN P0SPEN P0PSC2 P0PSC P0PSC0 CMPEN CMP0EN POR value CMP0EN: Enables or disables the Comparator 0 (0=disable, =enable) CMPEN: Enables or disables the Comparator (0=disable, =enable) P0PSC2, P0PSC, P0PSC0: These three bits select the PPG0 timer prescaler rate. P0SPEN: Enables or disables the stopping of the PPG0 timer using PISP trigger input (0=disable, =enable) P0RSEN: Enables or disables the restarting of the PPG0 timer using CVO trigger input. (0=disable, =enable) P0ST: PPG0 software trigger bit. (0=Stop PPG0, =Restart PPG0) The CMP0EN and CMPEN bits are used as the enable or disable bits, if the CMP0EN is cleared to 0, the Comparator 0 is disabled, the PC0/C0VIN-, PC/C0VIN+, PC2/C0OUT are all GPIO pins, if the CMP0EN is set to, the Comparator 0 is enabled, the PC0/C0VIN-, PC/C0VIN+ are Comparator 0 input pins, PC2/C0OUT is a Comparator 0 output pin, PC2 output and Pull-high resistor are disabled, PC2 can still be used as input pin, the status of C0VO can be read by reading the PC2 register. If the CMPEN is cleared to 0, the Comparator is disabled, the PC3/COUT is a GPIO pin, If the CMPEN is set to, the Comparator is enabled, PC3/COUT is a Comparator output pin, PC3 output and PC3 Pull-high resistor are disabled, PC3 can still be used as input pin, the status of CVO can be read by reading the PC3 register. PPG0C: CMP0EN, CMPEN comparators enable/disable bits CMP0EN 0 Disable the Comparator 0. PC0/C0VIN-, PC/C0VIN+, PC2/C0OUT are all GPIO pins. Enable the Comparator 0, the PC0/C0VIN-, PC/C0VIN+ are Comparator 0 input pins, PC2/C0OUT is a Comparator 0 output pin, PC2 output disable, PC2 Pull-high resister disable. CMPEN 0 Disable the Comparator. PC3/COUT is a PGIO pin. Enable the Comparator. PC3/COUT is a Comparator output pin, PC3 output disable, PC3 Pull-high resistor disable. The bits 4~2 of the PPG0 control register (PPG0C) can be used to define the pre-scaling stages of the PPG0 timer counter clock. PPG0C: PPG0 timer prescaler rate bits P0PSC2 P0PSC P0PSC0 Define the prescaler stages P0f S =f SYS 0 0 P0f S =f SYS /2 0 0 P0f S =f SYS /4 0 P0f S =f SYS /8 0 0 P0f S =f SYS /6 0 P0f S =f SYS /32 0 P0f S =f SYS /64 P0f S =f SYS /28 Rev November, 2005

19 The P0SPEN is the PPG0 stopping enable or disable bit using PISP trigger input, if this bit is enabled, the PPG0 stopping input can be triggered by PISP falling edge. The PISP signal may come from C0VO, PC2 or INT, determined by PIE (bit0 of PPGC). The P0RSEN is the PPG0 restarting enable or disable bit using CVO triggered input, if this bit is enabled, the PPG0 timer restarting input can be triggered by CVO or PC3 falling edge. User can read the status of C0VO or CVO by setting the PC2 or PC3 to be an input pin when Comparator 0 or Comparator is enabled. P0SPEN 0 Disable stopping the PPG0 timer using C0VO trigger input. PPG0 module output can be stopped by software control (P0ST) only. Enable stopping the PPG0 timer using PISP trigger input. PPG0 module output can be stopped by PISP (C0VO or INT) falling edge trigger or software control (P0ST bit is cleared to 0). P0RSEN 0 Disable restarting the PPG0 timer using CVO trigger input. PPG0 module output can be restarted by software control (P0ST) only. Enable restarting the PPG0 timer using CVO trigger input. PPG0 module output can be restarted by CVO falling edge trigger or software control (P0ST is set to ) The P0ST is a software trigger bit, if this bit is set to, the PPG0 timer will start counting and this bit will be cleared when the PPG0 timer overflow occurs or the PPG0 timer stop counting, if this bit is cleared to 0, the PPG0 timer will stop counting, when the PPG0 timer is counting and if a falling edge is generated from CVO, PC3 or a software control bit (P0ST) is set, the PPG0 timer counter is not affected, the trigger from CV0, PC3 or P0ST is not useful. The P0ST can also be used as a status bit of the PPG0 timer output. PPGC control register Bit No PPGC (22H) PST PRSEN PSPEN PPSC2 PPSC PPSC0 PIE POR value PIE: PPG input exchange bit (0=disable, =enable). : Undefined, cannot be used PPSC2, PPSC, PPSC0: These three bits select the PPG timer prescaler rate. PSPEN: Enables or disables stopping the PPG timer using INT0 trigger input. (0=disable, =enable) PRSEN: Enables or disables restarting the PPG timer using PIRS trigger input. (0=disable, =enable) PST: PPG software trigger bit. (0=Stop PPG, =Restart PPG) The PIE bit is used as C0VO and INT exchange bit. When PIE bit is reset to 0, the PISP signal comes from INT and the PIRS signal comes from C0VO. When PIE bit is set to, the PISP signal comes from C0VO and the PIRS signal comes from INT. The PSPEN and PRSEN should be disabled before setting the PIE bit. PPGC PIE; C0VO and INT exchange bit PIE 0 PISP signal comes from INT and the PIRS signal comes form C0VO PISP signal comes from C0VO and the PIRS signal comes from INT. Rev November, 2005

20 The bits 4~2 of the PPG control register (PPGC) can be used to define the pre-scaling stages of the PPG timer counter clock. PPGC: PPG timer prescaler rate bits PPSC2 PPSC PPSC0 To define the prescaler stages Pf S =f SYS 0 0 Pf S =f SYS /2 0 0 Pf S =f SYS /4 0 Pf S =f SYS /8 0 0 Pf S =f SYS /6 0 Pf S =f SYS /32 0 Pf S =f SYS /64 Pf S =f SYS /28 The PSPEN is the PPG timer Off enable or disable bit using INT0 trigger input, if this bit is enabled, the PPG stopping input can be triggered by INT0 falling edge. The PRSEN is the PPG restarting enable or disable bit using trigger input, if this bit is enabled, the PPG timer restarting input can be triggered by PIRS falling edge. The PIRS signal may come from C0VO, PC2 or INT, determined by PIE (bit0 of the PPGC). User can read the status of C0VO or CVO by setting the PC2 or PC3 as an input pin when Comparator 0 or Comparator is enabled. PSPEN 0 Disable stopping the PPG timer using INT0 trigger input. PPG module output can be stopped by software control (PST) only. Enable stopping the PPG0 timer using INT0 trigger input. PPG0 module output can be stopped by INT0 falling edge trigger or software control (PST bit is cleared to 0). PRSEN 0 Disable restarting the PPG timer using PIRS trigger input. PPG module output can be restarted by software control (PST) only Enable restarting the PPG timer using PIRS trigger input. PPG module output can be restarted by PIRS (C0VO or INT) falling edge trigger or software control (PST is set to ) The PST is a software trigger bit, if this bit is set to, the PPG timer will start counting and this bit will be cleared when the PPG timer overflow occurs or PPG timer stop counting, if this bit is cleared to 0, the PPG timer will stop counting, when the PPG timer is counting and if a falling edge is generated from PIRS or a software control bit (PST) is set, the PPG timer counter is not affected, the trigger from PIRS or PST is not useful. The PST can also be used as a status bit of PPG timer output. Rev November, 2005