Course PM MCC091 Introduction to Integrated Circuit Design
|
|
- Daniella Owen
- 7 years ago
- Views:
Transcription
1 Course PM MCC091 Introduction to Integrated Circuit Design Academic year Course web site For the latest information always check the course web site, which is located in PingPong, Chalmers learning management system. We publish many things with open access, but to access all information you must log in with your Chalmers login ID and you must be registered for the course. The URL for the course page is The three sections below are taken from the syllabus that can be found at Aim The overall aim of the course is to introduce the student to the field of CMOS integrated circuit design and to give some introductory training in the use of industrial Electronic Design Automation (EDA) tools and in understanding their role in the integrated circuit design flow. Technology node independent performance models for power and speed are presented, giving the student generic tools to estimate cost and performance properties in circuits of present and future CMOS technologies. Goals After the completion of the course the student should be able to: conceive, design, implement, and verify the functionality of basic digital CMOS building blocks in the context of standard-cell design. use simple models suitable for back-of-the-envelope calculations to predict and evaluate circuit performance measures like critical path delays and power dissipation. use industrial-type design automation tools for designing basic CMOS circuit elements following the design flow supported by such tools. carry out basic digital circuit design tasks within given constraints by applying suitable methods, also in a context where non-technical issues and time-to-market aspects are important. describe the fundamental possibilities and limitations of digital and analog CMOS circuit technologies. critically and systematically integrate knowledge to model, simulate, predict and evaluate CMOS circuit behavior, also with limited or incomplete information. communicate circuit design proposals and the rationale underpinning their solutions. 1
2 Content Introduction to CMOS integrated circuit design; basic building blocks, technology platforms and design tools. Introduction to the circuit design flow: schematic capture, circuit simulation, layout, rule checking, and layout-vs-schematic verification. Hands-on design skill training using industrial electronic design automation (EDA) tools. The MOSFET as a digital switch. The square-law model. The two-port as a static and dynamic large-signal and small-signal model. Basic CMOS technology. The inverter as the basic digital and analog building block Static properties - the voltage transfer characteristics, switching voltage, noise margins. Dynamic properties - the RC delay model, buffer sizing, process corners. Dynamic switching power and static leakage power. Static CMOS logic gates. Designing logic gates with pull-up and pull-down networks. The two-port as a dynamic switching model. Input load capacitances and output driving capability. Technology independent delay measures. Definition of logical effort and parasitic delay. Critical path delays. Sizing gates for minimum path delay. Basic layout using standard-cell layout templates. The adder as a design demonstrator. Ripple carry, carry look-ahead, and prefix-tree adders. Interconnect and wire delay. The RC two-port wire model. Elmore's delay model. Repeaters. Latches and flip-flops. Set-up and hold time requirements. Static and dynamic power consumption. Power and clock distribution. Power gating. Clock gating. Course organization The course runs during study period 1 and gives 7.5 credit points. It is organized as a bottomup sister course to the top-down organized DAT093 "Introduction to electronic system design". The course takes you from the basic building block, the MOS Field Effect Transistor, through CMOS logic gates to sub-systems like adders and data paths. You will derive technology-node independent performance models for power and speed, giving you generic tools to estimate cost and performance properties of present and future CMOS technologies. The course is organized with weekly lectures, home assignments, and one or two circuitdesign tasks organized as a series of hands-on laboratory exercises using industrial electronic design automation (EDA) tools from Cadence. This year we are extending our short movies about the most important topics for your preparation and repetition. Each laboratory session is associated with a pre-lab home assignment, the submission of which on time before the lab session is a prerequisite for being allowed to the lab hall. 2
3 Scheduled times and activities Time Activity Week/Room Mondays AM Labs group 1 weeks 4-7 room 4220 Mondays PM Labs group 2 weeks 4-7 room 4220 Tuesdays PM Lecture/tutorial weeks 1-8 room ED Thursdays (5)PM Lecture/tutorial weeks 1-8 room ED 3 We will let you know of any changes to the schedule on the course homepage weekly schedule in PingPong. For most Tuesdays lectures and a few Thursday session too, there are short movies on the course PingPong page. We expect you to watch the movie(s) before the corresponding lecture. Home assignment problem sets & pre- lab preparations There will be three home assignment problem sets and pre-lab preparations for the four labs: all in all seven solution sets to hand in. You must hand in your solutions no later than the deadlines shown in the table below. All submissions are individual because they are an integral part of the assessment in the course. You may work together with one other student when you complete the problem sets but each of you must hand in your own solution. If you worked with another student this way, that person must be identified on your submitted solution. You must be able to explain your solution at our request. If we detect deficiencies in your solutions you get a return and you will have revise and resubmit. Lab sessions The lab sessions will run in study weeks 4-7. They will take place in the CSE dept s lab room 4220 on floor 4 in the EDIT building, one floor below the lecture hall ED. We have planned for two lab sessions, both on Mondays. The labs will be performed in groups of two students, so called lab pairs. The teachers will decide who gets assigned to which session and on the lab pairs. The groups will be posted on the course web page no later than at the beginning of study week 3. The labs are compulsory. If you fall ill, or other unforeseen things happen to you very late, please send a text message or an message to Lena and Christoffer. If you have not submitted your pre-lab assignment on time, you will not be allowed to do the lab. Submissions, feedback, returns and re- submissions Submissions Your solutions to home-assignment problems and pre-lab assignments you shall submit via PingPong. Only submissions through PingPong will be considered since we are several teachers who cooperate on the grading and feedback. Your solutions you shall submit as pdf files except when you are expected to submit an excel file. If your hand-in solution comprises more than one file, you can zip them into one file; it is also possible to submit first one file and then another one. We prefer typed solutions since they are easier to read; however we accept hand-written solutions (except when we want you to submit an excel file), but then you need to scan or photograph your solution and submit it as a pdf file. If you write by hand, you have to write legibly so we can read it. You should include enough of your solution so that we can understand how you arrived at your result. If you take photos of your handwritten solutions make sure the photos are clear enough for the text to be read.
4 Please, note that the assignment deadlines are not shown in PingPong - this is intentionally so. This way any late submission and revisions can be submitted to the same inbox. Instead, we shall use the timestamp on your submission to decide whether your submission was submitted on time or not. Submission Deadline 1 Hand-in set 1 Mon Sept PM (midnight) 2 Hand-in set 2 Mon Sept PM (midnight) 3 Pre-lab 1 Fri Sept 18 1PM 4 Pre-lab 2 Fri Sept 25 1PM 5 Pre-lab 3 Fri Oct 2 1PM 6 Pre-lab 4 Fri Oct 9 1PM 7 Hand-in set 4 Mon Oct PM (midnight) Feedback We will give feedback on your submission in PingPong; your submission will either be approved or rejected; if rejected you must revised it and resubmitted in PingPong for approval. You should resubmit in the same assignment in PingPong. If you submit your pre-lab assignments on time, we shall give you feedback no later than at the beginning of your Monday lab session. For solutions to home-assignment problem sets that you hand in on Mondays, you shall receive feedback no later than by the start of the lecture on the following Thursday. You can follow your progress in PingPong. You will be able to see if you passed or if you got a return and have to revise, as well as the number of bonus points you have received. Revisions If you get a return, we want your resubmission within one week from when you received our feedback. The final deadline for any resubmissions or late submissions that are to be included in the examination for period is Friday November 27 (that is, about three weeks after the exam). After that we will not grade any submissions until the re-sit exam period in January 2016 unless there are special circumstances such as illness. 4
5 Literature The main textbook is Weste and Harris: Integrated Circuit Design, 4th Edition. It is available from Cremona where it is 799 SEK. This book is the international edition of the more expensive hardback book CMOS VLSI Design 4th edition. There is a companion web site for the book at 5 For the analog part we will use a couple of sections from the book: Allen & Holburg: CMOS Analog Circuit Design 2 nd Edition. It is available as an e-book from the Chalmers Library so you do not have to buy an entire book for this part. If you already have Sedra & Smith: Microelectronics Circuits, 5 th or 6 th Edition, used in some courses at Chalmers, that book can also be used for most of the analog part. It is however not available as an e-book. Live links and reading instructions will be made available on the course web site. Instructors Lecturer: Kjell Jeppson, phone: , office: room A533 in MC2 building. kjell.jeppson at chalmers.se Examiner and Lena Peterson Lecturer: lenap at chalmers.se, phone: , or office: room 4113 (EDIT building floor 4 V, facing Rännvägen) Lab teaching Christoffer Fougstedt: chrfou at chalmers.se assistants: room 4447 (EDIT building floor 4V) Kjartan Kristjánsson : bjarnik at student.chalmers.se Victor Åberg: abergv at student.chalmers.se Consultation hours We will schedule consultation times that should fit with the deadlines for the pre-lab and home-assignment problem sets. You can find Lena in her office, 4113, at these times. Week 2: Week 3: Week 4: Week 5: Week 6: Week 7: Week 8: Exam week: Mon Sept PM Fri Sept AM Mon Sept PM Thur Sept 17 directly after class at 5 PM Fri Sept AM Fri Oct AM Fri Oct PM Fri Oct PM Mon Oct PM Fri Oct AM Mon Oct PM Wed Oct AM We may have to change some of these times due to unforeseen events. In that case, notices will be posted in the message board on the course PingPong page.
6 Examination The course s 7.5 credits are divided into three course elements (Sw. kursmoment): Course element Credits What you have to do to earn these credits 0111 Written examination 3 Pass the final exam 0211 Laboratory 3 Pass the four pre- lab problem sets and pass the four in- lab sessions 0311 Home assignments 1.5 Pass the three home- assignment problem sets Your grade is determined by the final exam (for details, see below). The final exam The final exam is a five-hour closed-book exam. Allowed aids are pen and paper and a Chalmers-allowed calculator 1. The exam comprises six problems each with a maximum score of 10 points, thus in all 60 points. You need at least 50 points to earn the grade 5, 40 points for the grade 4 and 30 points for the grade 3. If you have less than 30 points you fail the exam (usually recorded as U in the grading records). Any bonus points (see below) will be added to your score before the resulting higher grade is determined once you have reached 30 points on the exam. So, bonus points can give you a higher grade, but cannot be used to pass the course. Bonus points Good hand-in problem-set and prelab solutions submitted on time will earn you bonus points - one point per hand-in and pre-lab problem set. All in all, you can earn seven bonus points. To earn you a bonus point, a hand-in or prelab problem-set solution must be 1. handed in on time 2. complete 3. legibly written 4. comprehensible (that is, we must understand what you mean) 5. substantially correct (that is only minor mistakes that do not require resubmission) Your submissions should be written in English. Bonus points will be shown in PingPong for each assignment as Mark=1 or Mark=0. Bonus points are valid for one year only. Workload A 7.5-credit course is to correspond to 1/8 of an academic year, i.e. to a work load of 1600/8=200 hours. During the nine weeks of a study period this corresponds to 22 hours a week. Hence, with two courses running in parallel the nominal workload is 44 hours/week. The time scheduled for this course is 66 hours, 16 hrs. for lab sessions and around 50 hrs. for lectures and exercises. Estimated time for the home assignments and prelabs are 35 hours (5 hrs./assignment, but they may take longer depending on your background). The remaining roughly 100 hours are allotted for self-studies, reading textbooks, etc. That means that in addition to home assignments we expect you to work around 12 hours per week on your 1 Chalmers-allowed calculators for the academic year 2015/16 are Casio FX-82, Texas TI-30 and Sharp EL-W531 (first part of the type designation). Graph-drawing calculators are not allowed. 6
7 own. Overview of scheduled activities & deadlines The classroom time slots are Tuesdays PM and Thursdays PM (once to 5PM). Lab slots are Monday AM & PM in study weeks 4-6 in lab room This is a preliminary schedule; there may be some changes in the hours we use. These will be posted on the course web site. Week 1 (36) Tues 1/ PM Lecture Thurs 3/ PM Lecture/tutorial Week 2 (37) Mon 7/ PM Deadline hand- in 1 Tues 8/ PM Lecture/tutorial Thu 10/ PM Lecture/tutorial Week 3 (38) Mon 14/ PM Deadline hand- in 2 Tues 15/ PM Lecture/tutorial Thur 17/ PM Lecture/tutorial Fri 18/9 1PM Deadline prelab 1 Week 4 (39) Mon 21/ AM Lab 1 group 1 Mon 21/ PM Lab 1 group 2 Tues 22/ PM Lecture/tutorial Thur 24/ PM Lecture/tutorial Fri 25/9 1PM Deadline prelab 2 Week 5 (40) Mon 28/ AM Lab 2 group 1 Mon 28/ PM Lab 2 group 2 Tues 29/ PM Lecture/tutorial Thur 1/ PM Lecture/tutorial Fri 2/10 1PM Deadline prelab 3 Week 6 (41) Mon 5/ AM Lab 3 group 1 Mon 5/ PM Lab 3 group 2 Tues 6/ PM Lecture/tutorial Thur 8/ PM Lecture/tutorial Fri 9/10 1PM Deadline prelab 3 Week 7 (42) Mon 12/ AM Lab 4 group 1 Mon 12/ PM Lab 4 group 2 Tues 13/ PM Lecture/tutorial Thur 15/ PM Lecture/tutorial Week 8 (43) Mon 19/ PM Deadline hand- in 4 Tues 20/ PM Lecture/tutorial Thur 22/ PM Lecture/tutorial Exam week Thur 29/ Final exam 7
8 Changes to the course since last year What we have changed since last year, mainly due to the feedback from the students. We have: Introduced a completely new lab 4 since the old one did not work well pedagogically. Its focus is on connects. This means we had to remove Hand-in 4 since we should still have no more than seven hand-ins in total. Extended the exam to five hours and allowed Chalmers-allowed calculators. This change however has the drawback that the exam has to be in a morning slot since it is the only possibility for five-hour exams. Re-introduced some non-adder iterative logic arrays in the beginning of the course. Addea couplr of excel submission on ILAs before we move on to adders. Added some more short movies. Revamped the adder track and the excel files to make it more consistent. Reformulated some of the hand-in tasks to avoid confusions. 8
EE411: Introduction to VLSI Design Course Syllabus
: Introduction to Course Syllabus Dr. Mohammad H. Awedh Spring 2008 Course Overview This is an introductory course which covers basic theories and techniques of digital VLSI design in CMOS technology.
More informationANALOG & DIGITAL ELECTRONICS
ANALOG & DIGITAL ELECTRONICS Course Instructor: Course No: PH-218 3-1-0-8 Dr. A.P. Vajpeyi E-mail: apvajpeyi@iitg.ernet.in Room No: #305 Department of Physics, Indian Institute of Technology Guwahati,
More informationDigital Integrated Circuit (IC) Layout and Design
Digital Integrated Circuit (IC) Layout and Design! EE 134 Winter 05 " Lecture Tu & Thurs. 9:40 11am ENGR2 142 " 2 Lab sections M 2:10pm 5pm ENGR2 128 F 11:10am 2pm ENGR2 128 " NO LAB THIS WEEK " FIRST
More informationWiki Lab Book. This week is practice for wiki usage during the project.
Wiki Lab Book Use a wiki as a lab book. Wikis are excellent tools for collaborative work (i.e. where you need to efficiently share lots of information and files with multiple people). This week is practice
More informationUNIVERSITY OF NORTH GEORGIA DEPARTMENT OF CRIMINAL JUSTICE COURSE SYLLABUS CRJU 4350/6350 FAMILY VIOLENCE FALL 2015 ONLINE
UNIVERSITY OF NORTH GEORGIA DEPARTMENT OF CRIMINAL JUSTICE COURSE SYLLABUS CRJU 4350/6350 FAMILY VIOLENCE FALL 2015 ONLINE Instructor: Dr. Allen E-mail Address: Jennifer.allen@ung.edu Office Location:
More informationNAME AND SURNAME. TIME: 1 hour 30 minutes 1/6
E.T.S.E.T.B. MSc in ICT FINAL EXAM VLSI Digital Design Spring Course 2005-2006 June 6, 2006 Score publication date: June 19, 2006 Exam review request deadline: June 22, 2006 Academic consultancy: June
More informationSequential 4-bit Adder Design Report
UNIVERSITY OF WATERLOO Faculty of Engineering E&CE 438: Digital Integrated Circuits Sequential 4-bit Adder Design Report Prepared by: Ian Hung (ixxxxxx), 99XXXXXX Annette Lo (axxxxxx), 99XXXXXX Pamela
More informationDepartment of Electrical and Electronic Engineering, California State University, Sacramento
Department of Electrical and Electronic Engineering, California State University, Sacramento Engr 17 Introductory Circuit Analysis, graded, 3 units Instructor: Tatro - Spring 2016 Section 2, Call No. 30289,
More informationLAUREA MAGISTRALE - CURRICULUM IN INTERNATIONAL MANAGEMENT, LEGISLATION AND SOCIETY. 1st TERM (14 SEPT - 27 NOV)
LAUREA MAGISTRALE - CURRICULUM IN INTERNATIONAL MANAGEMENT, LEGISLATION AND SOCIETY 1st TERM (14 SEPT - 27 NOV) Week 1 9.30-10.30 10.30-11.30 11.30-12.30 12.30-13.30 13.30-14.30 14.30-15.30 15.30-16.30
More informationINSTITUTE OF AERONAUTICAL ENGINEERING Dundigal, Hyderabad - 500 043
INSTITUTE OF AERONAUTICAL ENGINEERING Dundigal, Hyderabad - 500 043 ELECTRONICS AND COMMUNICATION ENGINEERING Course Title VLSI DESIGN Course Code 57035 Regulation R09 COURSE DESCRIPTION Course Structure
More informationECE 5745 Complex Digital ASIC Design, Spring 2016. Course Syllabus
1. Course Information School of Electrical and Computer Engineering Cornell University revision: 2016-01-28-10-32 Prereqs Instructor Admin. Assistant Graduate TA ECE 4750 Computer Architecture Prof. Christopher
More informationIntroduction to Digital System Design
Introduction to Digital System Design Chapter 1 1 Outline 1. Why Digital? 2. Device Technologies 3. System Representation 4. Abstraction 5. Development Tasks 6. Development Flow Chapter 1 2 1. Why Digital
More informationThe University of Akron Department of Mathematics. 3450:145-803 COLLEGE ALGEBRA 4 credits Spring 2015
The University of Akron Department of Mathematics 3450:145-803 COLLEGE ALGEBRA 4 credits Spring 2015 Instructor: Jonathan Hafner Email: jhafner@zips.uakron.edu Office: CAS 249 Phone: (330) 972 6158 Office
More informationNEW adder cells are useful for designing larger circuits despite increase in transistor count by four per cell.
CHAPTER 4 THE ADDER The adder is one of the most critical components of a processor, as it is used in the Arithmetic Logic Unit (ALU), in the floating-point unit and for address generation in case of cache
More informationNORTHWESTERN UNIVERSITY Department of Statistics. Fall 2012 Statistics 210 Professor Savage INTRODUCTORY STATISTICS FOR THE SOCIAL SCIENCES
NORTHWESTERN UNIVERSITY Department of Statistics Fall 2012 Statistics 210 Professor Savage INTRODUCTORY STATISTICS FOR THE SOCIAL SCIENCES Instructor: Professor Ian Savage 330 Andersen Hall, 847-491-8241,
More informationTIMING-DRIVEN PHYSICAL DESIGN FOR DIGITAL SYNCHRONOUS VLSI CIRCUITS USING RESONANT CLOCKING
TIMING-DRIVEN PHYSICAL DESIGN FOR DIGITAL SYNCHRONOUS VLSI CIRCUITS USING RESONANT CLOCKING BARIS TASKIN, JOHN WOOD, IVAN S. KOURTEV February 28, 2005 Research Objective Objective: Electronic design automation
More informationLow Power AMD Athlon 64 and AMD Opteron Processors
Low Power AMD Athlon 64 and AMD Opteron Processors Hot Chips 2004 Presenter: Marius Evers Block Diagram of AMD Athlon 64 and AMD Opteron Based on AMD s 8 th generation architecture AMD Athlon 64 and AMD
More informationECE410 Design Project Spring 2008 Design and Characterization of a CMOS 8-bit Microprocessor Data Path
ECE410 Design Project Spring 2008 Design and Characterization of a CMOS 8-bit Microprocessor Data Path Project Summary This project involves the schematic and layout design of an 8-bit microprocessor data
More informationLecture 5: Gate Logic Logic Optimization
Lecture 5: Gate Logic Logic Optimization MAH, AEN EE271 Lecture 5 1 Overview Reading McCluskey, Logic Design Principles- or any text in boolean algebra Introduction We could design at the level of irsim
More informationIntroduction to Programming
Introduction to Programming Summer Term 2016 Dr. Adrian Kacso, Univ. Siegen adriana.dkacsoa@duni-siegena.de Tel.: 0271/740-3966, Office: H-B 8406 / H-A 5109 State: April 11, 2016 Betriebssysteme / verteilte
More informationTopics of Chapter 5 Sequential Machines. Memory elements. Memory element terminology. Clock terminology
Topics of Chapter 5 Sequential Machines Memory elements Memory elements. Basics of sequential machines. Clocking issues. Two-phase clocking. Testing of combinational (Chapter 4) and sequential (Chapter
More informationDepartment of Engineering Science Syllabus
Department of Engineering Science Syllabus Course Name: Fundamentals of Digital Circuit Design Course Number: ES 112 Section: 001 Credit Hours: 1.0 Semester Offered: Spring 2016 Course Meeting Days/Time:
More informationSyllabus: IST451. Division of Business and Engineering. Penn State Altoona
Syllabus: IST451 Division of Business and Engineering Penn State Altoona Course Title 1. IST451: Network Security-Spring 2012 2. Section 001 3. Credits: 3 Meeting Times 1. Lectures: Mondays and Wednesdays
More informationSequential Logic: Clocks, Registers, etc.
ENEE 245: igital Circuits & Systems Lab Lab 2 : Clocks, Registers, etc. ENEE 245: igital Circuits and Systems Laboratory Lab 2 Objectives The objectives of this laboratory are the following: To design
More informationECE 4270 Online: Communication Systems Summer Session II, 2016
ECE 4270 Online: Communication Systems Summer Session II, 2016 Welcome to ECE 4270! Prof. Carl Baum, Clemson University Phone: See Blackboard. Email: baumc@clemson.edu. Telephone-Based Office Hours: See
More informationDesign of Low Power One-Bit Hybrid-CMOS Full Adder Cells
Design of Low Power One-Bit Hybrid-CMOS Full Adder Cells Sushil B. Bhaisare 1, Sonalee P. Suryawanshi 2, Sagar P. Soitkar 3 1 Lecturer in Electronics Department, Nagpur University, G.H.R.I.E.T.W. Nagpur,
More informatione.g. τ = 12 ps in 180nm, 40 ps in 0.6 µm Delay has two components where, f = Effort Delay (stage effort)= gh p =Parasitic Delay
Logic Gate Delay Chip designers need to choose: What is the best circuit topology for a function? How many stages of logic produce least delay? How wide transistors should be? Logical Effort Helps make
More informationSYLLABUS MAC 1105 COLLEGE ALGEBRA Spring 2011 Tuesday & Thursday 12:30 p.m. 1:45 p.m.
SYLLABUS MAC 1105 COLLEGE ALGEBRA Spring 2011 Tuesday & Thursday 12:30 p.m. 1:45 p.m. Instructor: Val Mohanakumar Office Location: Office Phone #: 253 7351 Email: vmohanakumar@hccfl.edu Webpage: http://www.hccfl.edu/faculty-info/vmohanakumar.aspx.
More informationDocument Contents Introduction Layout Extraction with Parasitic Capacitances Timing Analysis DC Analysis
Cadence Tutorial C: Simulating DC and Timing Characteristics Created for the MSU VLSI program by Professor A. Mason and the AMSaC lab group rev S06 (convert to spectre simulator) Document Contents Introduction
More informationUMES Office of Academic Affairs in conjunction with the Center for Instructional Technology and the Online Learning Policies and Procedures Committee:
UMES Office of Academic Affairs in conjunction with the Center for Instructional Technology and the Online Learning Policies and Procedures Committee: Guidelines and Requirements for Hybrid and Fully Online
More informationLatch Timing Parameters. Flip-flop Timing Parameters. Typical Clock System. Clocking Overhead
Clock - key to synchronous systems Topic 7 Clocking Strategies in VLSI Systems Peter Cheung Department of Electrical & Electronic Engineering Imperial College London Clocks help the design of FSM where
More informationInstructor Getting Started Guide for Canvas Users
Instructor Getting Started Guide for Canvas Users Table of Contents About McGraw- Hill Campus... 2 Before you begin... 2 Initial Setup of the McGraw- Hill Campus Module... 3 Accessing McGraw- Hill Campus...
More informationPart A of the Syllabus
Part A of the Syllabus Semester: Fall 2014 Instructor: David Apperson Class Info: BUS 122 W01; Sec 55570 Phone: 540-273-1545 Location/Room: Online Office Location: Online Via Blackboard Class Name: BUS
More informationCurriculum for a Master s Degree in ECE with focus on Mixed Signal SOC Design
Curriculum for a Master s Degree in ECE with focus on Mixed Signal SOC Design Department of Electrical and Computer Engineering Overview The VLSI Design program is part of two tracks in the department:
More information03/12 INSTRUCTOR: QUICK TIPS
INSTRUCTOR: QUICK TIPS CONNECT INSTRUCTOR: QUICK TIPS Get a quick, easy start with McGraw-Hill Connect using the valuable tips below. Learn how to get started, create and manage assignments, and find answers
More informationInternational Journal of Electronics and Computer Science Engineering 1482
International Journal of Electronics and Computer Science Engineering 1482 Available Online at www.ijecse.org ISSN- 2277-1956 Behavioral Analysis of Different ALU Architectures G.V.V.S.R.Krishna Assistant
More informationOnline College Algebra
Online College Algebra Madison Area Technical College Fall 2013 Syllabus Course Information Catalog Number: 20-804-212 Class Number: 33518 Dates: 8/26/2013-10/18/2013 Credits: 3 Website: http://blackboard.madisoncollege.edu
More informationDigital Fundamentals. Lab 8 Asynchronous Counter Applications
Richland College Engineering Technology Rev. 0 B. Donham Rev. 1 (7/2003). Horne Rev. 2 (1/2008). Bradbury Digital Fundamentals CETT 1425 Lab 8 Asynchronous Counter Applications Name: Date: Objectives:
More informationDesign of Energy Efficient Low Power Full Adder using Supply Voltage Gating
Design of Energy Efficient Low Power Full Adder using Supply Voltage Gating S.Nandhini 1, T.G.Dhaarani 2, P.Kokila 3, P.Premkumar 4 Assistant Professor, Dept. of ECE, Nandha Engineering College, Erode,
More informationAnalytical Chemistry Lecture - Syllabus (CHEM 3310) The University of Toledo Fall 2012
Analytical Chemistry Lecture - Syllabus (CHEM 3310) The University of Toledo Fall 2012 Course Call #s 44899/44900 and 48756/47954 2.00 credits Instructor: Class Meeting Time: Office Hours: TA: Dr. Wendell
More informationEfficient Interconnect Design with Novel Repeater Insertion for Low Power Applications
Efficient Interconnect Design with Novel Repeater Insertion for Low Power Applications TRIPTI SHARMA, K. G. SHARMA, B. P. SINGH, NEHA ARORA Electronics & Communication Department MITS Deemed University,
More informationMATH 2103 Business Calculus Oklahoma State University HONORS Spring 2015 Instructor: Dr. Melissa Mills 517 Math Sciences memills@math.okstate.
MATH 2103 Business Calculus Oklahoma State University HONORS Spring 2015 Instructor: Dr. Melissa Mills 517 Math Sciences memills@math.okstate.edu 744-1689 Office Hours: Monday 11:30am in MSCS 517 Tuesday
More informationIntroduction to CMOS VLSI Design
Introduction to CMOS VLSI esign Slides adapted from: N. Weste,. Harris, CMOS VLSI esign, Addison-Wesley, 3/e, 24 Introduction Integrated Circuits: many transistors on one chip Very Large Scale Integration
More informationTesting & Verification of Digital Circuits ECE/CS 5745/6745. Hardware Verification using Symbolic Computation
Testing & Verification of Digital Circuits ECE/CS 5745/6745 Hardware Verification using Symbolic Computation Instructor: Priyank Kalla (kalla@ece.utah.edu) 3 Credits Mon, Wed, 1:25-2:45pm, WEB L105 Office
More informationBusn 135 Syllabus. Business Math using Excel. (Syllabus subject to change)
Busn 135 Syllabus Business Math using Excel (Syllabus subject to change) To Get Started In This Class, Busn 135:... 2 Computer Skill Requirements For This Class:... 2 Computer Hardware & Software Requirements:...
More informationThree-Phase Dual-Rail Pre-Charge Logic
Infineon Page 1 CHES 2006 - Yokohama Three-Phase Dual-Rail Pre-Charge Logic L. Giancane, R. Luzzi, A. Trifiletti {marco.bucci, raimondo.luzzi}@infineon.com {giancane, trifiletti}@die.mail.uniroma1.it Summary
More informationIntroduction to Psychology Psych 100 Online Syllabus Fall 2014
Introduction to Psychology Psych 100 Online Syllabus Fall 2014 Contact Information Professor: Dr. Deborah Maher Office: C&L (Classrooms and Labs) 119 Office phone #: (714) 432-0202, x21190 (best to email
More informationSyllabus COP2253: Introduction to Programming in Java
Syllabus COP2253: Introduction to Programming in Java Instructor Contact Information Mr. Chris Alvin Email: calvin@uwf.edu Virtual Office Hours: Day and Times to be Determined Course Information Course
More informationOptimization and Comparison of 4-Stage Inverter, 2-i/p NAND Gate, 2-i/p NOR Gate Driving Standard Load By Using Logical Effort
Optimization and Comparison of -Stage, -i/p NND Gate, -i/p NOR Gate Driving Standard Load By Using Logical Effort Satyajit nand *, and P.K.Ghosh ** * Mody Institute of Technology & Science/ECE, Lakshmangarh,
More informationTHE UNIVERSITY OF TEXAS AT BROWNSVILLE College of Education Syllabus
THE UNIVERSITY OF TEXAS AT BROWNSVILLE College of Education Syllabus Conceptual Framework & Knowledge Base The conceptual framework contains four core concepts, which are themes through which we organize
More informationMAC2233, Business Calculus Reference # 722957, RM 2216 TR 9:50AM 11:05AM
Instructor: Jakeisha Thompson Email: jthompso@mdc.edu Phone: 305-237-3347 Office: 1543 Office Hours Monday Tuesday Wednesday Thursday Friday 7:30AM 8:15AM 12:30PM 2:00PM 7:30AM 9:30AM 7:30AM 8:15AM 12:30PM
More informationI. PREREQUISITE For information regarding prerequisites for this course, please refer to the Academic Course Catalog.
Note: Course content may be changed, term to term, without notice. The information below is provided as a guide for course selection and is not binding in any form, and should not be used to purchase course
More informationMath 121- Online College Algebra Syllabus Spring 2015
Math 121- Online College Algebra Syllabus Spring 2015 Instructor: Michael Azlin Office: Hume 218 Office Hours: M/W: 10:00 11:30am, T/Th: 9:00 10:30am, or by appt (Note: No W/Th hours during test weeks)
More informationCMOS Thyristor Based Low Frequency Ring Oscillator
CMOS Thyristor Based Low Frequency Ring Oscillator Submitted by: PIYUSH KESHRI BIPLAB DEKA 4 th year Undergraduate Student 4 th year Undergraduate Student Electrical Engineering Dept. Electrical Engineering
More informationCSE140 Homework #7 - Solution
CSE140 Spring2013 CSE140 Homework #7 - Solution You must SHOW ALL STEPS for obtaining the solution. Reporting the correct answer, without showing the work performed at each step will result in getting
More informationACADEMIC CALENDAR 2016-2017 June 2016
ACADEMIC CALENDAR 2016-2017 June 2016 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 6 Monday Classes of Regular Summer Session begin. 10 Friday DEGREE APPLICATION DEADLINE
More informationPHYSICS 21900 LAB SYLLABUS FALL 2015
PHYSICS 21900 LAB SYLLABUS FALL 2015 Faculty: Textbook: Prof. Matthew Jones Room 378, jones105@purdue.edu College Physics, Volume One, Eugenia Etkina, Michael Gentile, Alan Van Heuvelen, Pearson, 2014.
More informationLecture 10: Latch and Flip-Flop Design. Outline
Lecture 1: Latch and Flip-Flop esign Slides orginally from: Vladimir Stojanovic Computer Systems Laboratory Stanford University horowitz@stanford.edu 1 Outline Recent interest in latches and flip-flops
More informationChemistry 3325 Organic Chemistry II Fall 2007
Course Website: http://webct.utep.edu/ Instructor: Luis Martínez, Ph.D. Phone: 747-5944 Office: Physical Sciences 411D Email: luisem@utep.edu Office Hours: By appointment Teaching Assistants: Ms. Nancy
More informationAgenda. Michele Taliercio, Il circuito Integrato, Novembre 2001
Agenda Introduzione Il mercato Dal circuito integrato al System on a Chip (SoC) La progettazione di un SoC La tecnologia Una fabbrica di circuiti integrati 28 How to handle complexity G The engineering
More informationRail Vehicle Dynamics (SD2313), 8 credits
11-01-11, Rev 1 Course Description Rail Vehicle Dynamics (SD2313), 8 credits Academic year 2010/2011, period 3 (January - March 2011) Teachers MB = Mats Berg, phone: 08-790 84 76, e-mail: mabe@kth.se AO
More informationSimulation and Probabilistic Modeling
Department of Industrial and Systems Engineering Spring 2009 Simulation and Probabilistic Modeling (ISyE 320) Lecture: Tuesday and Thursday 11:00AM 12:15PM 1153 Mechanical Engineering Building Section
More informationWriting Days and Months
Writing Days and Months Days of the Week There are seven days in a week. Each one starts with a capital letter. Look at the way each word is spelled. Each word ends in day. Monday Tuesday Wednesday Thursday
More informationPhar4219: Special Topics Advanced Healthcare Communications
Phar4219: Special Topics Advanced Healthcare Communications Fall 11/4/2013-12/12/2013 Syllabus Members: Joel M., MBA ( Leader) Email: Office: joel.epps@ttuhsc.edu TTUHSC SOP # 319, 1300 Coulter, Amarillo,
More informationTrue Single Phase Clocking Flip-Flop Design using Multi Threshold CMOS Technique
True Single Phase Clocking Flip-Flop Design using Multi Threshold CMOS Technique Priyanka Sharma ME (ECE) Student NITTTR Chandigarh Rajesh Mehra Associate Professor Department of ECE NITTTR Chandigarh
More informationThe University of Texas at Austin School of Social Work SOCIAL WORK STATISTICS
1 The University of Texas at Austin School of Social Work SOCIAL WORK STATISTICS Course Number: SW 318 Instructor: Michael Bergman, Ph.D. Unique Number: 65190 Office Number: SSW 1.214 (IT Classroom) Semester:
More informationStep Response of RC Circuits
Step Response of RC Circuits 1. OBJECTIVES...2 2. REFERENCE...2 3. CIRCUITS...2 4. COMPONENTS AND SPECIFICATIONS...3 QUANTITY...3 DESCRIPTION...3 COMMENTS...3 5. DISCUSSION...3 5.1 SOURCE RESISTANCE...3
More informationIntroduction to VLSI Programming. TU/e course 2IN30. Prof.dr.ir. Kees van Berkel Dr. Johan Lukkien [Dr.ir. Ad Peeters, Philips Nat.
Introduction to VLSI Programming TU/e course 2IN30 Prof.dr.ir. Kees van Berkel Dr. Johan Lukkien [Dr.ir. Ad Peeters, Philips Nat.Lab] Introduction to VLSI Programming Goals Create silicon (CMOS) awareness
More informationAims and Objectives. E 3.05 Digital System Design. Course Syllabus. Course Syllabus (1) Programmable Logic
Aims and Objectives E 3.05 Digital System Design Peter Cheung Department of Electrical & Electronic Engineering Imperial College London URL: www.ee.ic.ac.uk/pcheung/ E-mail: p.cheung@ic.ac.uk How to go
More informationTRUE SINGLE PHASE CLOCKING BASED FLIP-FLOP DESIGN
TRUE SINGLE PHASE CLOCKING BASED FLIP-FLOP DESIGN USING DIFFERENT FOUNDRIES Priyanka Sharma 1 and Rajesh Mehra 2 1 ME student, Department of E.C.E, NITTTR, Chandigarh, India 2 Associate Professor, Department
More informationEEC 119B Spring 2014 Final Project: System-On-Chip Module
EEC 119B Spring 2014 Final Project: System-On-Chip Module Dept. of Electrical and Computer Engineering University of California, Davis Issued: March 14, 2014 Subject to Revision Final Report Due: June
More informationECONOMICS 380 INTERNATIONAL ECONOMIC ISSUES SPRING 2010 DISTANCE EDUCATION
ECONOMICS 380 INTERNATIONAL ECONOMIC ISSUES SPRING 2010 DISTANCE EDUCATION INSTRUCTOR: Stephen Haynes, Professor of Economics Department of Economics, University of Oregon E-mail: shaynes@uoregon.edu,
More informationSchool of Massage Therapy Fall 2016 Application Packet
MT Professional & Community Education 4203 S. Providence Rd Columbia, MO 65203 Ph: 573-214-3803 Fax: 573-214-3811 Fall 2016 Application Packet Thank you for your interest in The Columbia Area Career Center.
More informationVENDING MACHINE. ECE261 Project Proposal Presentaion. Members: ZHANG,Yulin CHEN, Zhe ZHANG,Yanni ZHANG,Yayuan
VENDING MACHINE ECE261 Project Proposal Presentaion Members: ZHANG,Yulin CHEN, Zhe ZHANG,Yanni ZHANG,Yayuan Abstract This project will design and implement a coin operated vending machine controller The
More informationDepartment Policies for Online Math Classes
Department Policies for Online Math Classes Your course syllabus and any policies specific to your course are on your course homepage. Access Codes are purchased at The Book Store at the register. Once
More informationEE 42/100 Lecture 24: Latches and Flip Flops. Rev B 4/21/2010 (2:04 PM) Prof. Ali M. Niknejad
A. M. Niknejad University of California, Berkeley EE 100 / 42 Lecture 24 p. 1/20 EE 42/100 Lecture 24: Latches and Flip Flops ELECTRONICS Rev B 4/21/2010 (2:04 PM) Prof. Ali M. Niknejad University of California,
More informationUCD School of Information and Library Studies. IS30020: Web Publishing. Draft
UCD School of Information and Library Studies IS30020: Web Publishing Draft Module Coordinator: Dr Judith Wusteman Office: SILS 110, Email: judith.wusteman@ucd.ie, Tel: 716 7612 Office hour Semester 2
More informationElectronics II (02 SE048)
Electronics II (02 SE048) August-December 2003 9-11 hrs Mondays and Wednesdays Classroom C210 Instructor Information José Ernesto Rayas Sánchez, Ph.D. Office: E32 Office hours: 9-14, 16:30-19:30 hrs Tel:
More informationMGMT 579 Strategic Consulting Management Course Syllabus (RC1) Summer Quarter 2014 Sections C & D: Tue & Thu, 6 9:30 P. M. in PACCAR (PCAR) 394
MGMT 579 Strategic Consulting Management Course Syllabus (RC1) Summer Quarter 2014 Sections C & D: Tue & Thu, 6 9:30 P. M. in PACCAR (PCAR) Instructor: Raj Rakhra Email: rajrakhra@gmail.com Office: Mackenzie
More informationELECTRICAL ENGINEERING
EE ELECTRICAL ENGINEERING See beginning of Section H for abbreviations, course numbers and coding. The * denotes labs which are held on alternate weeks. A minimum grade of C is required for all prerequisite
More informationSYLLABUS Fall 2013 MATH 115 ELEMENTARY STATISTICS. Class Section Name (on WileyPlus):
SYLLABUS Fall 2013 MATH 115 ELEMENTARY STATISTICS Instructor: Email: Class Section Name (on WileyPlus): Class Section URL (on WileyPlus): http://edugen.wiley.com/edugen/class/cls.../ REQUIRED TEXT/SOFTWARE:
More informationAnalog & Digital Electronics Course No: PH-218
Analog & Digital Electronics Course No: PH-218 Lec-28: Logic Gates & Family Course Instructor: Dr. A. P. VAJPEYI Department of Physics, Indian Institute of Technology Guwahati, India 1 Digital Logic Gates
More informationHRIS v20 Project: updating software and infrastructure to bring business benefits
HRIS v20 Project: updating software and infrastructure to bring business benefits Go-Live Briefing September 2015 Personnel Services/IT Services Agenda What we are doing and why What is changing with v20:
More information2014 LEArNING GERMAN. Sprache. Kultur. Deutschland.
EN 2014 LEArNING GERMAN in BERLIN Sprache. Kultur. Deutschland. Intensive courses Intensive courses IntensivE 4 IntensivE 8 approx. four weeks 06.01. 01.02. 03.02. 27.02. 85 UI (approx. 25 UI per week)
More informationClocking. Figure by MIT OCW. 6.884 - Spring 2005 2/18/05 L06 Clocks 1
ing Figure by MIT OCW. 6.884 - Spring 2005 2/18/05 L06 s 1 Why s and Storage Elements? Inputs Combinational Logic Outputs Want to reuse combinational logic from cycle to cycle 6.884 - Spring 2005 2/18/05
More informationMAT 117: College Algebra Fall 2013 Course Syllabus
MAT 117: College Algebra Fall 2013 Course Syllabus Instructor: Douglas Williams E-mail - Phone: douglas.a.williams@asu.edu - 480-965-7561 Office: ECA 206 Office Hours: MWF 11:00-11:50, TTh 12:00-12:50,
More informationPass Gate Logic An alternative to implementing complex logic is to realize it using a logic network of pass transistors (switches).
Pass Gate Logic n alternative to implementing complex logic is to realize it using a logic network of pass transistors (switches). Switch Network Regeneration is performed via a buffer. We have already
More informationFUNDAMENTALS OF NEGOTIATIONS Purdue University Fall 2014 CSR 34400-001 CRN 51571 Tuesday and Thursday 7:30 AM - 8:45 AM Krannert Building G016
FUNDAMENTALS OF NEGOTIATIONS Purdue University Fall 2014 CSR 34400-001 CRN 51571 Tuesday and Thursday 7:30 AM - 8:45 AM Krannert Building G016 Professor: Andres Vargas, PhD Office: Matthews Hall Room 216
More informationTHE UNIVERSITY OF TEXAS AT BROWNSVILLE College of Education Syllabus
THE UNIVERSITY OF TEXAS AT BROWNSVILLE College of Education Syllabus Conceptual Framework & Knowledge Base The conceptual framework contains four core concepts, which are themes through which we organize
More informationLecture 5: Logical Effort
Introduction to CMOS VLSI Design Lecture 5: Logical Effort David Harris Harvey Mudd College Spring 2004 Outline Introduction Delay in a Logic Gate Multistage Logic Networks Choosing the Best Number of
More informationVersus Certification Training 2016 Guideline of Versus Technical Education Courses
Guideline of Versus Technical Education Courses General Information Instructor-Led Training Classes begin promptly at 8:30 am each day. When making travel arrangements, it is generally best to assume that
More informationPhysics 230 Winter 2014 Dr. John S. Colton
Physics 230 Winter 2014 Dr. John S. Colton Instructor: Dr. John S. Colton, Office: N335 ESC, Phone: 801-997-0572 (Google voice) Instructor Office Hours: Mainly just during class; other times available
More informationCommerce 3MB3 Consumer Behavior Fall 2014 Course Outline. Marketing Area DeGroote School of Business McMaster University
3MB3 - Fall 2014-1 of 15 Commerce 3MB3 Consumer Behavior Fall 2014 Course Outline Marketing Area DeGroote School of Business McMaster University COURSE OBJECTIVE This course is designed to introduce you
More informationCOURSE OUTLINE HISTORY OF MATHEMATICS MATH 463
COURSE OUTLINE HISTORY OF MATHEMATICS MATH 463 Fall 2007 3 sem hrs As all historians know, the past is a great darkness, and filled with echoes. Voices may reach us from it; but [...] try as we may, we
More informationSyllabus Principles of Microeconomics ECON200-WB11 Winter Term 2016
Syllabus Principles of Microeconomics ECON200-WB11 Winter Term 2016 Instructor: Thomas Hegland Course website: https://elms.umd.edu Textbook: Microeconomics, 1st Edition, Karlan and Morduch Objectives:
More informationSyllabus Introduction to C++ Programming and Numerical Analysis Spring 2016
Syllabus Introduction to C++ Programming and Numerical Analysis Spring 2016 lead instructor: office: web: class time: Professor Johan Walden F655 walden@haas.berkeley.edu http://www.haas.berkeley.edu/faculty/walden.html
More informationPsychology 202 - Mind and Society Mondays & Wednesdays, 2:00 3:50 pm, 129 McKenzie Hall Fall 2013 (CRN # 16067)
Psychology 202 - Mind and Society Mondays & Wednesdays, 2:00 3:50 pm, 129 McKenzie Hall Fall 2013 (CRN # 16067) Instructor: Dr. Jordan Pennefather Rm. 412 Knight Library, pennefat@uoregon.edu Office Hours:
More informationModule 4 : Propagation Delays in MOS Lecture 22 : Logical Effort Calculation of few Basic Logic Circuits
Module 4 : Propagation Delays in MOS Lecture 22 : Logical Effort Calculation of few Basic Logic Circuits Objectives In this lecture you will learn the following Introduction Logical Effort of an Inverter
More informationResearch Methods in Psychology (PSYC 2301) January Term 2016 SMU-in-Taos
Instructor: Lorelei Simpson Rowe, Ph.D. Email: lsimpson@smu.edu Course Overview Research Methods in Psychology (PSYC 2301) January Term 2016 SMU-in-Taos Design and evaluation of psychological research,
More information