Reliability of Eutectic Sn-Pb Solder Bumps and Flip Chip Assemblies

Size: px
Start display at page:

Download "Reliability of Eutectic Sn-Pb Solder Bumps and Flip Chip Assemblies"

Transcription

1 Reliability of Eutectic Sn-Pb Solder Bumps and Flip Chip Assemblies Xingjia Huang 1, Christine Kallmayer 2, Rolf Aschenbrenner 2, S.-W. Ricky Lee 1 1 Department of Mechanical Engineering Hong Kong University of Science and Technology Clear Water Bay, Kowloon, Hong Kong Phone: Fax: rickylee@ust.hk 2 Fraunhofer Institute for Reliability and Microintegration IZM Berlin, Germany Phone: Fax: kallmayr@izm.fhg.de Abstract This paper presents an experimental study on the reliability of eutectic Sn-Pb (Sn63/Pb37) solder bumps and the reliability of eutectic Sn-Pb bumped flip chip (FC) assemblies mounted on an FR- 4 substrate. The growth kinetics of Sn-Ni intermetallic compound, Ni 3, on eutectic Sn-Pb solder bumped chips with Ni(P)/Au metallization was investigated. The growth of Ni 3 was found to be proportional to the square root of thermal aging time. The activation energy of Ni 3 growth was kj/mol (.32eV). Accelerated reliability tests revealed that even after 1 cycles of the temperature cycling, the shear strength of eutectic Sn-Pb solder bumps did not change, while the shear strength showed a tendency to decrease after an extended period of high temperature storage at 125 C. The fracture mechanism for the shear test of solder bumps was a combination of fracture at the under-bump metallization/solder bump interface and in the bulk solder. For eutectic Sn-Pb solder bumped FC assemblies, accelerated reliability tests (temperature cycling (TC), high temperature storage and temperature humidity) indicated that the first 1 cycles or the first 1 hours was the most critical stage of the tests for the assemblies. In general, the temperature cycling was the most severe test. The premature failure of certain assemblies was due to weak interconnections between the bumps and the board due to cold soldering and small voids near the solder joints. For the specimens that exhibited drastic failure under the TC test, the delamination between the underfill and the passivation of the chip was the dominating mechanism. The International Journal of Microcircuits and Electronic Packaging, Volume 24, Number 2, Third Quarter, 21 (ISSN ) 246

2 Key words Eutectic Sn-Pb solder bump, eutectic Sn-Pb bumped FC assembly, accelerated reliability test, reliability, Sn-Ni intermetallic compound. 1. Introduction The flip chip (FC) technology has many advantages over other assembly techniques, such as better electrical performance, smaller footprints, higher I/O and lower profile [1]. In the past decade, much effort has devoted to solder-bumped flip chip on low cost organic substrate or printed circuit board (PCB). Bumping and bonding are two important steps of the FC assembly process. Electroless Ni(P) can act as not only an efficient adhesion layer and a diffusion barrier but also a solderable base on Al bonding pads of a die. Hence, electroless Ni(P) is a very promising candidate for under-bump metallization (UBM). A thin Au cover layer on Ni(P) protects the Ni from oxidation to preserve its solderability [2]. Good wettability, strong self-alignment effect and a relatively low melting point make eutectic Pb- Sn a predominant solder material for bonding assemblies onto the organic substrate [3, 4]. During the reflow process, intermetallic compounds (IMCs) form at the solder/ubm interface due to the interfacial reaction between the solder alloy and the UBM. The interfacial reaction will continue in the subsequent thermal aging, temperature cycling tests and/or even in service. The formation of IMCs is an indication of good metallurgical bonding. Nevertheless, if IMCs grow too thick, either during soldering or subsequent field aging, they may impose a deleterious effect on the long-term reliability of assemblies [5]. In the worst case, IMCs can cause the detachment of bumps completely from a chip [6]. It is imperative to study the growth kinetics of IMCs and their effect on the reliabilities of solder bumps and FC assemblies. In the present work, kinetics of the growth of Sn-Ni intermetallic compound, Ni 3, were studied. Accelerated reliability tests were performed to investigate the reliability of eutectic Sn-Pb solder bumps on Ni(P)/Au metallization and the reliability of eutectic Sn- Pb bumped flip chip assemblies in order to have a better understanding of the reliability and possible failure mechanisms. 2. Experimental Procedures Two kinds of chips, CHIP 1 and CHIP 2, were used. CHIP 1 and CHIP 2 with dimensions of 6.5 mm 6.5 mm had different via openings over Al pads where eutectic Sn-Pb solder bumps were made. Eutectic Sn-Pb solder bumps on chips were deposited by stencil printing and reflow. The UBM on the Al pads was electroless Ni(P). The Ni thickness was 5 µm, providing a nearly hermetic sealing to the pads. An immersion Au layer of.2 µm thick protected the Ni from oxidation. The FC substrate used was FR-4 PCB with a thickness of.5 mm. Each test board could carry up to six flip chips. A daisy chain pattern was designed so that the integrity of interconnects could be monitored by measuring the electrical resistance. The mounting of flip chips onto the substrate was carried out with a Fine Placer. A no-clean BS32R flux from Alpha Metals was manually dispensed using a syringe. The assemblies were then reflowed under N 2 atmosphere in a three-zone infrared reflow oven. The underfill process was performed after the reflow. Two commercial encapsulants, U 1 247

3 with low viscosity and U 2 with higher viscosities, were dispensed using a Cam/Alot 1414-L2 liquid dispensing system, respectively. An L-shape dispensing pattern was applied along two adjacent edges of the die. The L-shape pattern started and ended at a distance of 1 mm to the two opposite corners of the chip to avoid air entrapment. A sealing pass along the two other edges was added to obtain uniform fillet geometry around the flip chip. Temperature cycling and high temperature storage tests were conducted to investigate the reliability of the eutectic Sn-Pb solder bumps on Ni(P)-Au metallization for CHIP 2 by measuring the shear force of the bumps. Temperature cycling was performed in a Heraeus VMS 3/8/22/12 equipment from - 55 C to +125 C for 15 cycles. The duration time of each cycle was 3 min. The dwelling time at each temperature extreme was 1 min. High temperature storage was performed in a Heraeus UT62 oven at a temperature of 125 C for 15 hours. At certain intervals, dies were taken out to conduct shear test. Shear test was performed using a DAGE BT24 shear tester according to the specification of ASTM F After the shear test, the fracture surfaces were observed using scanning electron microscope (SEM) with energy dispersive X-ray (EDX) and microprobe analyses to characterize the shear failure mode. To investigate the kinetics of the growth of Sn-Ni intermetallic compound, CHIP 2 was thermally aged at 85 C, 125 C and 15 C for 15 hours, respectively. At certain intervals, a die at each thermal temperature was taken out, mounted with epoxy and cross-sectioned. The thickness of the intermetallic compound was measured using SEM. Besides the temperature cycling and high temperature storage tests, temperature/ humidity (TH) testing was also conducted to evaluate the reliability of eutectic Sn-Pb bumped FC assemblies. Table 1 summarizes the accelerated reliability test conditions for the FC assemblies. In addition, 6 FC assemblies without underfill were also performed the temperature cycling to investigate the effect of underfill on the reliability and failure mechanism of FC assemblies. Altogether four (4) kinds of FC assemblies were conducted for the reliability tests, as listed in Table 2. During the aforementioned test program, FC assemblies were taken out at certain intervals for checking the integrity of interconnects using a SUSS PA2 Wafer Prober by measuring the electrical resistance. The contact resistance of two bumps together with the resistance of a Cu trace was also measured using Four Point Kelvin (FPK) method, as shown schematically in Figure 1. Furthermore, a scanning acoustic microscope (SAM), Sonoscan series D6, was used to detect small voids and delamination in the FC assemblies. 3. Results and Discussion 3.1 Reliability of Eutectic Sn-Pb Solder Bumps Figure 2 shows the effect of the reliability test (temperature cycling and high temperature storage) on the shear strength of eutectic Sn-Pb solder bumps of CHIP 2. There was no decrease in shear strength of eutectic Sn-Pb bump on CHIP 2 even after 15 cycles of temperature cycling test. In addition, the shear strength showed also no significant changes after long time of high temperature storage at 125 C (Figure 2(b)). 248

4 Table 1. Conditions of the accelerated reliability tests for FC assemblies Test items Conditions Facilities Temperature cycling -55 C / +125 C for 1 cycles Heraeus VMS 3/8/22/12 High temperature +125 C for 1 hours Heraeus VLK 8/15 storage Temperature humidity 85 C/85% RH for 1 hours Heraeus UT62 Table 2. FC assemblies for the accelerated reliability tests FC assembly Specification A-1 CHIP 1, FR-4 substrate, without underfill CHIP 1, FR-4 substrate, underfilled with U1 CHIP 1, FR-4 substrate, underfilled with U2 CHIP 2, FR-4 substrate, underfilled with U2 I 2out U out I in U in Bump U in I 1out Figure 1. Schematic illustration of Four Point Kelvin measurement SEM secondary electron (SE) and back scattered electron (BSE) images of a typical fracture surface are shown in Figures 3(a) and (b). Figure 3(c) is the high magnification of the initial area in the fracture surface. EDX analysis found that the darker grey area in the initial area of the fracture surface was the UBM, while the lighter grey area was Sn-Ni intermetallic compound, Ni 3. SEM analyses revealed that the fracture mechanism of shear test was a combination of fracture at the solder/ubm interface and in the bulk solder bump. X-ray mapping of elements Sn, Pb, Ni and P on the corresponding fracture surface is shown in Figure

5 Shear Strength (gf) Number of Cycles (a) Temperature cycling Shear Strength (gf) Time (h) (b) High temperature storage Figure 2. Effect of accelerated reliability tests on shear strength of eutectic Sn-Pb solder bump on CHIP Kinetics of growth of Sn-Ni IMC The microstructure of the eutectic Sn-Pb in the as-received state for CHIP 2 was fine and Pb-rich phase (white areas in Figure 5(a)) distributed relatively homogeneously in the whole cross section. Figure 5(b) shows the formed Ni 3 IMC phase in the as-received state of CHIP 2. With increasing the thermal aging time and temperature, the fine eutectic microstructure coarsened, and Ni 3 continued to grow, increasing in thickness, as shown in Figure 6. Figure 7 shows the 25

6 (a) (a) SEM SEM micrograph micrograph in in SE SE mode mode (b) SEM micrograph in BSE mode Ni 3 UBM (c) (c) High magnification of of the initial area on the fracture surface area on the fracture surface Figure 3. SEM micrographs of the fracture surface of the solder bump on CHIP 2 after 15 temperature cycles (a) Sn (b) Pb (c) Ni (d) P Figure 4. X-ray mapping of elements Sn, Pb, Ni and P on the corresponding fracture surface shown in Figure 3(a) 251

7 (a) Cross section of a solder (a) Cross-section of a solder bump of CHIP 2 in as-received st bump of CHIP in as-received state (b) (b) Ni Ni 3 phase 3 intermetallic compound phase formed formed in the as-received in the as-received state of CHIP state 2 of CHIP 2 Figure 5. SEM micrograph of a solder bump of CHIP 2 in as-received state (a) Coarsened microstructure of eutectic Pb-Sn solder after 15 hours at 15 C (b) Ni (b) 3 Sn Ni 43 Sn intermetallic 4 compound formed compound after formed 15 hours after at o C hours at 15 C Figure 6. SEM micrograph of a solder bump of CHIP 2 after 15 hours of thermal aging at 15 C relationships between the thermal aging time and the thickness of Ni 3 IMC at different thermal temperatures. The growth of Ni 3 was proportional to the square root of thermal aging time, t 1/2. As a general rule, the higher the aging temperature, the greater the growth rate of Ni 3 IMC. The relationship between the aging time t and the thickness d can be expressed [7] as d = D t 1/2 252

8 Thickness ( m) C 125 C 85 C /2 1/2 Time (h ) Figure 7. Relationships between the thickness of Ni 3 intermetallic compound and the thermal aging time where d = the intermetallic compound thickness t = thermal aging time D = growth constant In the present study, the growth constant D for thermal aging temperature of 85 C, 125 C and 15 C was derived from Figure 7 as , and µm/h 1/2, respectively. Usually, over a wide range, the growth constant fits the Arrhenius relationship [7] D = D exp(-q/rt) where R = Gas constant T = absolute temperature Q = activation energy for Ni 3 layer growth Generally Q and factor D are considered to be independent of temperature. By plotting the natural logarithm of D against 1/T, as shown in Figure 8, the activation energy Q for the Ni 3 growth was calculated to be J/mol (.32 ev), and the factor D was 33 µm/h 1/2. 253

9 -2.5 1/2 lnd ( m/h ) /T x 1 (K ) Figure 8. Plot of lnd against 1/T 3.3 Reliability of FC assemblies bonded with eutectic Sn-Pb bumps For A-1 FC assemblies without underfill, only the temperature cycling test was performed. It was found that all 6 assemblies failed after 5 cycles. Two types of failure mechanism were observed. One is a crack propagating through the solder joint as shown in Figure 9(a). The close view in Figure 9(b) indicated that the crack started from the interface between the UBM and the solder. Further EDX (Energy Dispersive X-ray) analysis revealed that the dark grey band along the interface was Ni-Sn intermetallic compound, Ni 3 (Figure 9(b)). Therefore, to be more precise, the crack in Figure 9(a) was originally initiated at the interface edge of the Sn-Ni IMC and Sn-Pb solder bump, and then propagated into the solder bump (Figure 9(b)). Another failure mode observed was the separation of the UBM from Al bond pad, as shown in Figure 1. Although such damage was due to the defect of the UBM deposition instead of the failure of solder, it would also lead to the malfunction of electronic device. Therefore, this failure mode is not acceptable either. Nevertheless, this failure can be overcome by optimizing the adhesion of the Al during the wafer fabrication. After underfill, the reliability of FC assemblies increased significantly. Figure 11 shows the cumulative failure rate of underfilled FC assemblies under various types of accelerated reliability tests. In general, higher percentage of failure rate was observed for FC assemblies under the TC test. It was found that about 2% 254

10 Ni Ni 3 Sn 3 4 (a) Crack path in in the the solder solder (b) Crack initiation initation Figure 9. SEM micrographs of the cross section of the failed FC assembly without underfill Separation Figure 1. Separation of UBM from Al bond pad 255

11 Cumulative Failure (%) Cumulative Failure (%) Number of Cycles Time (hours) (a) Temperature cycling (b) High temperature storage Cumulative Failure (%) Time (hours) (c) Temperature humidity test Figure 11. Cumulative failure of FC assemblies under accelerated reliability tests of specimens failed in the first 1 cycles (for TC) or the first hours (for high temperature storage and TB tests). This is considered as the mortality of FC assemblies. However, this phenomenon mainly appeared for the specimens with larger via opening (CHIP 1) on Al pad and high viscosity underfill (U 2 ). For and assemblies, the premature failure only occurred under the TC test. Furthermore, for the same category of specimens ( under TC test), drastic failure was triggered after 25 cycles and eventually all FC assemblies failed after 5 cycles. Figure 12 shows the typical electrical resistance change of daisy chains of the assemblies with longer lifetime. For the assemblies passing the reliability tests, the resistances changed very little, as shown clearly in Figure 12. The relationships between the time of accelerated reliability tests and the contact resistance (including Cu trace resistance) are illustrated in Figure 13, showing also little change during the testing. As aforementioned, all FC assemblies underfilled with U1 failed after 5 cycles though they functioned normally up to 25 cycles. Such phenomenon could be understood from the SAM pictures shown in Figure 14. Before the temperature cycling test, 256

12 Resistance ( ) Number of Cycles (a) Temperature cycling Resistance ( ) Time (hours) (b) High temperature storage Resistance ( ) Time (hours) (c) Temperature humidity test Figure 12. Typical electrical resistance change of daisy chains of FC assemblies with longer lifetime 257

13 Resistance ( ) Resistance ( ) Number of Cycles (a) Temperature cycling Time (hours) (b) High temperature storage Resistance ( ) Time (hours) (c) Temperature humidity test Figure 13. Typical electrical resistance change of contact resistance of FC assemblies with longer lifetime 258

14 (a) Before temperature cycling (b) After 5 cycles (a) Before temperature cycling (b) After 5 cycles Figure 14. Typical C-SAM images of FC specimens there was no delamination in the assembly. However, after 5 cycles of temperature cycling, the FC assembly was almost totally delaminated. The lighter area in Figure 14(b) implied delamination. Further cross section analysis of the failed assembly confirmed the result of the SAM observation, as shown in Figure 15. An SEM micrograph shows that the delamination existed along the interface between the underfill and the chip. The delamination in turn resulted in the solder failure finally. Therefore, improving the adhesion between the underfill material and the chip could increase the reliability of FC assemblies. Moreover, the material combinations can be optimised by material screening experiments. In order to further understand the failure mechanism for FC assemblies with early mortality rate under the high temperature storage and temperature humidity tests, more cross section analyses were performed. From the SEM micrographs shown in Figures 16 and 17, two dominating failure modes were identified. One cause of failure was cold solder joints of solder bumps to the board (Figure 16), while the other was due to the small voids in the underfill near the solder joints (Figure 17). The former obviously resulted in imperfect interconnections and the latter led to local stress concentration in the solder. Consequently, premature failure occurred during the early stage of reliability tests. 4. Concluding Remarks The kinetics of the growth of Sn-Ni intermetallic compound, Ni 3, on eutectic Sn-Pb solder bumped chips with Ni(P)/Au metallization has been studied. Accelerated reliability tests have been conducted to investigate the reliability of the eutectic Sn- Pb solder bumps and the reliability of eutectic Sn-Pb bumped flip chip assemblies with FR- 4 substrate. The results are summarized as follows. (1) Sn-Ni intermetallic compound, Ni 3, formed at the interface of the solder bump and UBM. The growth of Ni 3 was proportional to the square root of time. In general, the higher the aging temperature, the 259

15 Delamination (a) Location of Delamination (b) Close view of a failed solder joint Figure 15. Cross section of a failed FC specimen Figure 16. Cold solder joint 26

16 Void s Figure 17. Voids near solder joints higher the growth rate of the intermetallic compound. The activation energy for Ni 3 growth was kj/mol (.32 ev). (2) Temperature cycling did not affect the shear strength of the eutectic Pb-Sn solder bump. After long time of high temperature storage at 125 C, the shear strength of the eutectic Pb-Sn solder bump showed a tendency to decrease. For the shear test, the fracture mechanism was a combination of failure at the UBM and solder bump interface and failure within the solder bumps themselves. (3) For the eutectic Sn-Pb bump soldered FC assemblies without underfill, all specimens failed by 5 cycles. There were two failure modes; a crack initiated at the interface edge of the intermetallic compound Ni 3 and the solder bump, and separation of UBM from Al pad. (4) Underfill materials improved the reliability of FC assemblies significantly. Accelerated reliability tests revealed that the first 1 cycles (for temperature cycling) or the first 1 hours (for high temperature storage and temperature humidity tests) was the most critical stage of the testing. In general, temperature cycling was the most severe test. (5) It was identified that the failure of underfilled FC assemblies was mainly due to three causes: cold soldering of solder bumps, voids in the underfill near solder joints, and the delamination between the underfill and the chip passivation. 261

17 (6) In order to enhance the reliability of FC assemblies, the reflow of FC solder bumps needs to be monitored, the voiding during underfill dispensing and curing should be avoided, and the adhesion strength between the underfill and the chip passivation should be improved. Acknowledgments The Research Grant Council of Hong Kong sponsored this study through the grant HKUST6231/1E to the Hong Kong University of Science and Technology (HKUST). The authors wish to acknowledge this support. IN addition, the authors would like to express their appreciation to Mr. Carston. Nieland, Mr. Ralf Miessner, Mr. Erik Jung, Mrs. Bettina Otto, Miss Sabine Anhoeck, Mr. Joerg Gwiasda of Fraunhofer Institute IZM for helpful discussions and assistance during the experiment work. References 1. J. H. Lau, A brief introduction to flip chip technologies for multichip module application, Flip Chip Technologies, Edited by J. H. Lau, McGraw-Hill, Chapter 1, pp.1-82, E. Zakel and T. Teutsch, A roadmap to low cost bumping for DCA, COF, CSP and BGA, Proceedings of IEEE/CPMT Berlin International Electronics Manufacturing Technology Symposium, Berlin, pp , C. Tabubo, N. Hirano, K. Doi, H. Tazawa, E. Hosomi and Y. Hiruta, Eutectic solder flip chip technology for chip scale package, Proceedings of IEEE/CPMT International Electronics Manufacturing Technology Symposium, pp , C.-J. Chen and K.-L. Lin, The reactions between Electroless Ni-Cu-P deposit and 63Sn-37Pb flip chip solder bumps during Reflow, Journal of Electronic Materials, Vol. 29, No. 8, pp. 114, H. D. Blair, Y.-Y. Pan, J. M. Nicholson, R. P. Cooper, S.-W. Oh and A. R. Farah, Manufacturing concerns of the electronic industry regarding intermetallic compound formation during the soldering stage, Proceedings of IEEE/CPMT International Electronics Manufacturing Technology Symposium, pp , K. Kulojarvi, V. Vuorinen and J. K. Kivilahti, Effect of dissolution and intermetallic formation on the reliability of FC joints, Proceedings of 34th ISHM-Nordic Annual Conference, Oslo, Norway, pp , R. J. Klein Wassink, Soldering in Electronics, second edition, Van Nostrand Reinhold, New York, Chapter 4, pp ,

, Yong-Min Kwon 1 ) , Ho-Young Son 1 ) , Jeong-Tak Moon 2 ) Byung-Wook Jeong 2 ) , Kyung-In Kang 2 )

, Yong-Min Kwon 1 ) , Ho-Young Son 1 ) , Jeong-Tak Moon 2 ) Byung-Wook Jeong 2 ) , Kyung-In Kang 2 ) Effect of Sb Addition in Sn-Ag-Cu Solder Balls on the Drop Test Reliability of BGA Packages with Electroless Nickel Immersion Gold (ENIG) Surface Finish Yong-Sung Park 1 ), Yong-Min Kwon 1 ), Ho-Young

More information

Effect of PWB Plating on the Microstructure and Reliability of SnAgCu Solder Joints

Effect of PWB Plating on the Microstructure and Reliability of SnAgCu Solder Joints Effect of PWB Plating on the Microstructure and Reliability of SnAgCu Solder Joints Y. Zheng, C. Hillman, P. McCluskey CALCE Electronic Products and Systems Center A. James Clark School of Engineering

More information

Influence of Solder Reaction Across Solder Joints

Influence of Solder Reaction Across Solder Joints Influence of Solder Reaction Across Solder Joints Kejun Zeng FC BGA Packaging Development Semiconductor Packaging Development Texas Instruments, Inc. 6 th TRC Oct. 27-28, 2003 Austin, TX 1 Outline Introduction

More information

Characterization and Kinetics of the Interfacial Reactions in Solder Joints of Tin-Based Solder Alloys on Copper Substrates

Characterization and Kinetics of the Interfacial Reactions in Solder Joints of Tin-Based Solder Alloys on Copper Substrates Characterization and Kinetics of the Interfacial Reactions in Solder Joints of Tin-Based Solder Alloys on Copper Substrates J. C. Madeni*, S. Liu* and T. A. Siewert** *Center for Welding, Joining and Coatings

More information

Microstructure and Mechanical Properties of Sn 0.7Cu Flip Chip Solder Bumps Using Stencil Printing Method

Microstructure and Mechanical Properties of Sn 0.7Cu Flip Chip Solder Bumps Using Stencil Printing Method Materials Transactions, Vol. 46, No. 11 (2005) pp. 2366 to 2371 Special Issue on Lead-Free Soldering in Electronics III #2005 The Japan Institute of Metals Microstructure and Mechanical Properties of Sn

More information

Analysis of BGA Solder Joint Reliability for Selected Solder Alloy and Surface Finish Configurations

Analysis of BGA Solder Joint Reliability for Selected Solder Alloy and Surface Finish Configurations Analysis of BGA Solder Joint Reliability for Selected Solder Alloy and Surface Finish Configurations Hugh Roberts / Atotech USA Inc Sven Lamprecht and Christian Sebald / Atotech Deutschland GmbH Mark Bachman,

More information

The Interactions between SNAGCU Solder and NI(P)/AU, NI(P)/PD/AU UBMS

The Interactions between SNAGCU Solder and NI(P)/AU, NI(P)/PD/AU UBMS The Interactions between SNAGCU Solder and NI(P)/AU, NI(P)/PD/AU UBMS Jui-Yun Tsai, Josef Gaida, Gerhard Steinberger and Albrecht Uhlig Atotech Deutschland GmbH Berlin, Germany ABSTRACT The metallurgical

More information

Cross-Interaction Between Au and Cu in Au/Sn/Cu Ternary Diffusion Couples

Cross-Interaction Between Au and Cu in Au/Sn/Cu Ternary Diffusion Couples Cross-Interaction Between Au and Cu in Au/Sn/Cu Ternary Diffusion Couples C. W. Chang 1, Q. P. Lee 1, C. E. Ho 1 1, 2, *, and C. R. Kao 1 Department of Chemical & Materials Engineering 2 Institute of Materials

More information

Interface Reaction and Mechanical Properties of Lead-free Sn Zn Alloy/Cu Joints

Interface Reaction and Mechanical Properties of Lead-free Sn Zn Alloy/Cu Joints Materials Transactions, Vol. 43, No. 8 (2002) pp. 1797 to 1801 Special Issue on Lead-Free Electronics Packaging c 2002 The Japan Institute of Metals Interface Reaction and Mechanical Properties of Lead-free

More information

Taking the Pain Out of Pb-free Reflow

Taking the Pain Out of Pb-free Reflow Taking the Pain Out of Pb-free Reflow Paul N. Houston & Brian J. Lewis Siemens Dematic Electronics Assembly Systems (770) 797-3362 Presented at APEX 2003, Anaheim CA Daniel F. Baldwin Engent, Inc. Norcross,

More information

Technological advancements in Lead-free Wafer Bumping using Stencil Printing Technology

Technological advancements in Lead-free Wafer Bumping using Stencil Printing Technology Technological advancements in Lead-free Wafer Bumping using Stencil Printing Technology D. Manessis, R. Patzelt, A. Ostmann *, R. Aschenbrenner *, H. Reichl * Technical University of Berlin, Microperipheric

More information

Flip Chip Package Qualification of RF-IC Packages

Flip Chip Package Qualification of RF-IC Packages Flip Chip Package Qualification of RF-IC Packages Mumtaz Y. Bora Peregrine Semiconductor San Diego, Ca. 92121 mbora@psemi.com Abstract Quad Flat Pack No Leads (QFNs) are thermally enhanced plastic packages

More information

Evaluation of Soft Soldering on Aluminium Nitride (AlN) ESTEC Contract No. 19220/05/NL/PA. CTB Hybrids WG ESTEC-22nd May 2007

Evaluation of Soft Soldering on Aluminium Nitride (AlN) ESTEC Contract No. 19220/05/NL/PA. CTB Hybrids WG ESTEC-22nd May 2007 Evaluation of Soft Soldering on Aluminium Nitride (AlN) ESTEC Contract No. 19220/05/NL/PA CTB Hybrids WG ESTEC-22nd May 2007 Evaluation of Soft Soldering on AlN Schedule Project presentation Feasibility

More information

Ball Grid Array (BGA) Technology

Ball Grid Array (BGA) Technology Chapter E: BGA Ball Grid Array (BGA) Technology The information presented in this chapter has been collected from a number of sources describing BGA activities, both nationally at IVF and reported elsewhere

More information

Wire Bonding A Closer Look

Wire Bonding A Closer Look ISTFA'91: The 17th International Symposium for Testing & Failure Analysis, Los Angeles, California, USA / 11-15 November 1991 Wire Bonding A Closer Look G. E. Servais and S.D. Brandenburg Delco Electronics

More information

DETECTION OF DEFECT ON FBGA SOLDER BALLS USING X-RAY TECHNOLOGY

DETECTION OF DEFECT ON FBGA SOLDER BALLS USING X-RAY TECHNOLOGY DETECTION OF DEFECT ON FBGA SOLDER BALLS USING X-RAY TECHNOLOGY Pavel Řihák Doctoral Degree Programme (2), FEEC BUT E-mail: xrihak02@stud.feec.vutbr.cz Supervised by: Ivan Szendiuch E-mail: szend@feec.vutbr.cz

More information

Molded. By July. A chip scale. and Omega. Guidelines. layer on the silicon chip. of mold. aluminum or. Bottom view. Rev. 1.

Molded. By July. A chip scale. and Omega. Guidelines. layer on the silicon chip. of mold. aluminum or. Bottom view.  Rev. 1. Application Note PAC-006 By J. Lu, Y. Ding, S. Liu, J. Gong, C. Yue July 2012 Molded Chip Scale Package Assembly Guidelines Introduction to Molded Chip Scale Package A chip scale package (CSP) has direct

More information

Printed Circuits. Danilo Manstretta. microlab.unipv.it/ danilo.manstretta@unipv.it. AA 2012/2013 Lezioni di Tecnologie e Materiali per l Elettronica

Printed Circuits. Danilo Manstretta. microlab.unipv.it/ danilo.manstretta@unipv.it. AA 2012/2013 Lezioni di Tecnologie e Materiali per l Elettronica Lezioni di Tecnologie e Materiali per l Elettronica Printed Circuits Danilo Manstretta microlab.unipv.it/ danilo.manstretta@unipv.it Printed Circuits Printed Circuits Materials Technological steps Production

More information

BGA - Ball Grid Array Inspection Workshop. Bob Willis leadfreesoldering.com

BGA - Ball Grid Array Inspection Workshop. Bob Willis leadfreesoldering.com BGA - Ball Grid Array Inspection Workshop Bob Willis leadfreesoldering.com Mixed Technology Assembly Processes Adhesive Dispensing Component Placement Adhesive Curing Turn Boar Over Conventional Insertion

More information

Advanced Technologies and Equipment for 3D-Packaging

Advanced Technologies and Equipment for 3D-Packaging Advanced Technologies and Equipment for 3D-Packaging Thomas Oppert Semicon Russia 15 th May 2014 Outline Short Company Introduction Electroless Plating on Wafer Level Ultra-SB 2 - Wafer Level Solder Balling

More information

Faszination Licht. Entwicklungstrends im LED Packaging. Dr. Rafael Jordan Business Development Team. Dr. Rafael Jordan, Business Development Team

Faszination Licht. Entwicklungstrends im LED Packaging. Dr. Rafael Jordan Business Development Team. Dr. Rafael Jordan, Business Development Team Faszination Licht Entwicklungstrends im LED Packaging Dr. Rafael Jordan Business Development Team Agenda Introduction Hermetic Packaging Large Panel Packaging Failure Analysis Agenda Introduction Hermetic

More information

Reliability Stress Test Descriptions

Reliability Stress Test Descriptions 1. Solder Reflow Preconditioning (PRECON): The preconditioning stress sequence is performed for the purpose of evaluating the capability of semiconductor devices to withstand the stresses imposed by a

More information

Interfacial Reaction between Sn Ag Co Solder and Metals

Interfacial Reaction between Sn Ag Co Solder and Metals Materials Transactions, Vol. 46, No. 11 (25) pp. 2394 to 2399 Special Issue on Lead-Free ing in Electronics III #25 The Japan Institute of Metals Interfacial Reaction between Sn Ag Co and Metals Hiroshi

More information

Thermal Fatigue Assessment of Lead-Free Solder Joints

Thermal Fatigue Assessment of Lead-Free Solder Joints Thermal Fatigue Assessment of Lead-Free Solder Joints Qiang YU and Masaki SHIRATORI Department of Mechanical Engineering and Materials Science Yokohama National University Tokiwadai 79-5, Hodogaya-ku,

More information

Materials Chemistry and Physics 85 (2004) 63 67. Meng-Kuang Huang, Pei-Lin Wu, Chiapyng Lee

Materials Chemistry and Physics 85 (2004) 63 67. Meng-Kuang Huang, Pei-Lin Wu, Chiapyng Lee Materials Chemistry and Physics 85 (2004) 63 67 Effects of different printed circuit board surface finishes on the formation and growth of intermetallics at thermomechanically fatigued small outline J

More information

How To Calculate Thermal Resistance On A Pb (Plastipo)

How To Calculate Thermal Resistance On A Pb (Plastipo) VISHAY BEYSCHLAG Resistive Products 1. INTRODUCTION Thermal management is becoming more important as the density of electronic components in modern printed circuit boards (PCBs), as well as the applied

More information

Investigation of Components Attachment onto Low Temperature Flex Circuit

Investigation of Components Attachment onto Low Temperature Flex Circuit Investigation of Components Attachment onto Low Temperature Flex Circuit July 2013 Q. Chu, N. Ghalib, H. Ly Agenda Introduction to MIRA Initiative MIRA Manufacturing Platforms Areas of Development Multiphase

More information

REACTIONS IN THE SN CORNER OF THE CU-SN-ZN ALLOY SYSTEM

REACTIONS IN THE SN CORNER OF THE CU-SN-ZN ALLOY SYSTEM REACTIONS IN THE SN CORNER OF THE CU-SN-ZN ALLOY SYSTEM D.D. Perovic, L Snugovsky and J.W. Rutter Department of Materials Science and Engineering University of Toronto Toronto, ON, Canada doug.perovic@utoronto.ca

More information

Good Boards = Results

Good Boards = Results Section 2: Printed Circuit Board Fabrication & Solderability Good Boards = Results Board fabrication is one aspect of the electronics production industry that SMT assembly engineers often know little about.

More information

Fraunhofer ISIT, Itzehoe 14. Juni 2005. Fraunhofer Institut Siliziumtechnologie (ISIT)

Fraunhofer ISIT, Itzehoe 14. Juni 2005. Fraunhofer Institut Siliziumtechnologie (ISIT) Research and Development centre for Microelectronics and Microsystems Applied Research, Development and Production for Industry ISIT applies an ISO 9001:2000 certified quality management system. Certificate

More information

17 IMPLEMENTATION OF LEAD-FREE SOLDERING TECHNOLOGY. Eva Kotrčová České Vysoké Učení Technické Fakulta Elektrotechnická Katedra Elektrotechnologie

17 IMPLEMENTATION OF LEAD-FREE SOLDERING TECHNOLOGY. Eva Kotrčová České Vysoké Učení Technické Fakulta Elektrotechnická Katedra Elektrotechnologie 17 IMPLEMENTATION OF LEAD-FREE SOLDERING TECHNOLOGY Eva Kotrčová České Vysoké Učení Technické Fakulta Elektrotechnická Katedra Elektrotechnologie 1. Introduction Lead is the toxic heavy metal which is

More information

Failure Analysis (FA) Introduction

Failure Analysis (FA) Introduction Failure Analysis (FA) Introduction (III - Reliability ) Tung-Bao Lu 1 of 23 Reliability Stress Stress Reliability Geberal Condition Temperature Humidity Electrical Others Precondition Baking/L3/Reflowing

More information

Technical challenges of stencil printing technology for ultra fine pitch flip chip bumping

Technical challenges of stencil printing technology for ultra fine pitch flip chip bumping Technical challenges of stencil printing technology for ultra fine pitch flip chip bumping Dionysios Manessis a,*, Rainer Patzelt a, Andreas Ostmann b, Rolf Aschenbrenner b, Herbert Reichl b a Technical

More information

Solutions without Boundaries. PCB Surface Finishes. Todd Henninger, C.I.D. Sr. Field Applications Engineer Midwest Region

Solutions without Boundaries. PCB Surface Finishes. Todd Henninger, C.I.D. Sr. Field Applications Engineer Midwest Region Solutions without Boundaries PCB Surface Finishes Todd Henninger, C.I.D. Sr. Field Applications Engineer Midwest Region 1 Notice Notification of Proprietary Information: This document contains proprietary

More information

Interfacial Reactions Between Sn 58 mass%bi Eutectic Solder and (Cu, Electroless Ni P/Cu) Substrate

Interfacial Reactions Between Sn 58 mass%bi Eutectic Solder and (Cu, Electroless Ni P/Cu) Substrate Materials Transactions, Vol. 43, No. 8 (2002) pp. 1821 to 1826 Special Issue on Lead-Free Electronics Packaging c 2002 The Japan Institute of Metals Interfacial Reactions Between Sn 58 mass%bi Eutectic

More information

PCB Assembly Guidelines for Intersil Wafer Level Chip Scale Package Devices

PCB Assembly Guidelines for Intersil Wafer Level Chip Scale Package Devices Assembly Guidelines for Intersil Wafer Level Chip Scale Package Devices Introduction There is an industry-wide trend towards using the smallest package possible for a given pin count. This is driven primarily

More information

Laser Solder Jetting in Advanced Packaging

Laser Solder Jetting in Advanced Packaging 14 th European Microelectronics and Packaging Conference & Exhibition Friedrichshafen, Germany, 23-25 June 2003 Laser Solder Jetting in Advanced Packaging E. Zakel, T. Teutsch**, G. Frieb, G. Azdasht*,

More information

Customer Service Note Lead Frame Package User Guidelines

Customer Service Note Lead Frame Package User Guidelines Customer Service Note Lead Frame Package User Guidelines CSN30: Lead Frame Package User Guidelines Introduction Introduction When size constraints allow, the larger-pitched lead-frame-based package design

More information

MuAnalysis. Printed Circuit Board Reliability and Integrity Characterization Using MAJIC. M. Simard-Normandin MuAnalysis Inc. Ottawa, ON, Canada

MuAnalysis. Printed Circuit Board Reliability and Integrity Characterization Using MAJIC. M. Simard-Normandin MuAnalysis Inc. Ottawa, ON, Canada Printed Circuit Board Reliability and Integrity Characterization Using MAJIC M. Simard-Normandin Inc. Ottawa, ON, Canada Abstract The recent need to develop lead-free electrical and electronic products

More information

RoHS-Compliant Through-Hole VI Chip Soldering Recommendations

RoHS-Compliant Through-Hole VI Chip Soldering Recommendations APPLICATION NOTE AN:017 RoHS-Compliant Through-Hole VI Chip Soldering Recommendations Ankur Patel Associate Product Line Engineer Contents Page Introduction 1 Wave Soldering 1 Hand Soldering 4 Pin/Lead

More information

Lead Free Reliability Testing

Lead Free Reliability Testing Lead Free Reliability Testing Reliability Implications of Lead-Free Reliability, of what? Solder Joints Laminate Solder Joint Reliability Components SAC vs. SAC main alternative alloy Comparison is desired,

More information

Pb-Free Plating for Electronic Components

Pb-Free Plating for Electronic Components Pb-Free Plating for Electronic Components by Morimasa Tanimoto *, Hitoshi Tanaka *, Satoshi Suzuki * and Akira Matsuda * The authors have developed Pb-free tin alloy plating materials. Preliminary ABSTRACT

More information

Advancements in High Frequency, High Resolution Acoustic Micro Imaging for Thin Silicon Applications

Advancements in High Frequency, High Resolution Acoustic Micro Imaging for Thin Silicon Applications Advancements in High Frequency, High Resolution Acoustic Micro Imaging for Thin Silicon Applications Janet E. Semmens Sonoscan, Inc. 2149 E. Pratt Boulevard Elk Grove Village, IL 60007 USA Phone: (847)

More information

A Manufacturing Technology Perspective of: Embedded Die in Substrate and Panel Based Fan-Out Packages

A Manufacturing Technology Perspective of: Embedded Die in Substrate and Panel Based Fan-Out Packages A Manufacturing Technology Perspective of: Embedded Die in Substrate and Panel Based Fan-Out Packages Bernd K Appelt Director WW Business Development April 24, 2012 Table of Content Definitions Wafer Level

More information

Solder Reflow Guide for Surface Mount Devices

Solder Reflow Guide for Surface Mount Devices June 2015 Introduction Technical Note TN1076 This technical note provides general guidelines for a solder reflow and rework process for Lattice surface mount products. The data used in this document is

More information

Comparative Wetting Ability of Lead-Free Alloys

Comparative Wetting Ability of Lead-Free Alloys Comparative Wetting Ability of Lead-Free Alloys Understanding the wetting kinetics of lead-free alloys becomes crucial in selecting a suitable lead-free composition for assembling PCBs. KaiHwa Chew, Vincent

More information

Accelerated Thermal Cycling and Failure Mechanisms For BGA and CSP Assemblies

Accelerated Thermal Cycling and Failure Mechanisms For BGA and CSP Assemblies Accelerated Thermal Cycling and Failure Mechanisms For BGA and CSP Assemblies Reza Ghaffarian, Ph.D. Jet Propulsion Laboratory California Institute of Technology Pasadena, California 818-354-2059 reza.ghaffarian@jpl.nasa.gov

More information

8-bit Atmel Microcontrollers. Application Note. Atmel AVR211: Wafer Level Chip Scale Packages

8-bit Atmel Microcontrollers. Application Note. Atmel AVR211: Wafer Level Chip Scale Packages Atmel AVR211: Wafer Level Chip Scale Packages Features Allows integration using the smallest possible form factor Packaged devices are practically the same size as the die Small footprint and package height

More information

Selective Soldering Defects and How to Prevent Them

Selective Soldering Defects and How to Prevent Them Selective Soldering Defects and How to Prevent Them Gerjan Diepstraten Vitronics Soltec BV Introduction Two major issues affecting the soldering process today are the conversion to lead-free soldering

More information

1.Introduction. Introduction. Most of slides come from Semiconductor Manufacturing Technology by Michael Quirk and Julian Serda.

1.Introduction. Introduction. Most of slides come from Semiconductor Manufacturing Technology by Michael Quirk and Julian Serda. .Introduction If the automobile had followed the same development cycle as the computer, a Rolls- Royce would today cost $00, get one million miles to the gallon and explode once a year Most of slides

More information

Specification for Electroless Nickel/ Electroless Palladium/ Immersion Gold (ENEPIG) Plating for Printed Circuit Boards

Specification for Electroless Nickel/ Electroless Palladium/ Immersion Gold (ENEPIG) Plating for Printed Circuit Boards Specification for Electroless Nickel/ Electroless Palladium/ Immersion Gold (ENEPIG) Plating for Printed Circuit Boards Developed by the Plating Processes Subcommittee (4-14) of the Fabrication Processes

More information

What is surface mount?

What is surface mount? A way of attaching electronic components to a printed circuit board The solder joint forms the mechanical and electrical connection What is surface mount? Bonding of the solder joint is to the surface

More information

Application Note AN-0994 Maximizing the Effectiveness of your SMD Assemblies

Application Note AN-0994 Maximizing the Effectiveness of your SMD Assemblies Application Note AN-0994 Maximizing the Effectiveness of your SMD Assemblies Table of Contents Page Method...2 Thermal characteristics of SMDs...2 Adhesives...4 Solder pastes...4 Reflow profiles...4 Rework...6

More information

LEAD FREE HALOGENFREE. Würth Elektronik PCB Design Conference 2007. Lothar Weitzel 2007 Seite 1

LEAD FREE HALOGENFREE. Würth Elektronik PCB Design Conference 2007. Lothar Weitzel 2007 Seite 1 LEAD FREE HALOGENFREE Würth Elektronik PCB Design Conference 2007 Lothar Weitzel 2007 Seite 1 Content Solder surfaces/overview Lead free soldering process requirements/material parameters Different base

More information

PRINTED CIRCUIT BOARD SURFACE FINISHES - ADVANTAGES AND DISADVANTAGES

PRINTED CIRCUIT BOARD SURFACE FINISHES - ADVANTAGES AND DISADVANTAGES PRINTED CIRCUIT BOARD SURFACE FINISHES - ADVANTAGES AND DISADVANTAGES By Al Wright, PCB Field Applications Engineer Epec Engineered Technologies Anyone involved within the printed circuit board (PCB) industry

More information

Difference Between Various Sn/Ag/Cu Solder Compositions. Almit Ltd. Tadashi Sawamura Takeo Igarashi

Difference Between Various Sn/Ag/Cu Solder Compositions. Almit Ltd. Tadashi Sawamura Takeo Igarashi Difference Between Various Sn/Ag/Cu Solder Compositions Almit Ltd. Tadashi Sawamura Takeo Igarashi 29/6/2005 Table Of Contents 1. Overview 2. Mechanical Properties 3. Reliability Results 4. Conclusion

More information

AND8464/D. Board Level Application Note for 0402, 0502 and 0603 DSN2 Packages APPLICATION NOTE

AND8464/D. Board Level Application Note for 0402, 0502 and 0603 DSN2 Packages APPLICATION NOTE Board Level Application Note for 0402, 0502 and 0603 DSN2 Packages Prepared by: Denise Thienpont, Steve St. Germain ON Semiconductor APPLICATION NOTE Introduction ON Semiconductor has introduced an expanded

More information

EFFECT OF Au-INTERMETALLIC COMPOUNDS ON MECHANICAL RELIABILITY OF Sn-Pb/Au-Ni-Cu JOINTS

EFFECT OF Au-INTERMETALLIC COMPOUNDS ON MECHANICAL RELIABILITY OF Sn-Pb/Au-Ni-Cu JOINTS EFFECT OF Au-INTERMETALLIC COMPOUNDS ON MECHANICAL RELIABILITY OF Sn-Pb/Au-Ni-Cu JOINTS A. Zribi, R.R. Chromik, R. Presthus, J.Clum, L. Zavalij and E.J. Cotts Binghamton University; Physics Dept.; P.O.

More information

Wafer Level Testing Challenges for Flip Chip and Wafer Level Packages

Wafer Level Testing Challenges for Flip Chip and Wafer Level Packages Wafer Level Testing Challenges for Flip Chip and Wafer Level Packages by Lim Kok Hwa and Andy Chee STATS ChipPAC Ltd. 5 Yishun Street 23, Singapore 768442 kokhwa.lim@statschippac.com; kenghwee.chee@statschippac.com

More information

Choosing a Low-Cost Alternative to SAC Alloys for PCB Assembly

Choosing a Low-Cost Alternative to SAC Alloys for PCB Assembly Choosing a Low-Cost Alternative to SAC Alloys for PCB Assembly Our thanks to Indium Corporation for allowing us to reprint the following article. By Brook Sandy and Ronald C. Lasky, PhD, PE., Indium Corporation

More information

Simulation of Embedded Components in PCB Environment and Verification of Board Reliability

Simulation of Embedded Components in PCB Environment and Verification of Board Reliability Simulation of Embedded Components in PCB Environment and Verification of Board Reliability J. Stahr, M. Morianz AT&S Leoben, Austria M. Brizoux, A. Grivon, W. Maia Thales Global Services Meudon-la-Forêt,

More information

Lead-Free Product Transition: Impact on Printed Circuit Board Design and Material Selection

Lead-Free Product Transition: Impact on Printed Circuit Board Design and Material Selection Presented in the ECWC 10 Conference at IPC Printed Circuits Expo, SMEMA Council AP EX and Designers Summit 05 Lead-Free Product Transition: Impact on Printed Circuit Board Design and Material Selection

More information

AN-617 Application Note

AN-617 Application Note One Technology Way P.O. Box 9106 Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 Fax: 781.461.3113 www.analog.com Wafer Level Chip Scale Package by the Wafer Level Package Development Team GENERAL DESCRIPTION

More information

Edition 2012-032 Published by Infineon Technologies AG 81726 Munich, Germany 2013 Infineon Technologies AG All Rights Reserved.

Edition 2012-032 Published by Infineon Technologies AG 81726 Munich, Germany 2013 Infineon Technologies AG All Rights Reserved. Recommendations for Printed Circuit Board Assembly of Infineon Laminate Packages Additional Information DS1 2012-03 Edition 2012-032 Published by Infineon Technologies AG 81726 Munich, Germany 2013 Infineon

More information

RJR Polymers Reliability Qualification Report RQFN55-24-A and RQFN44-12-A

RJR Polymers Reliability Qualification Report RQFN55-24-A and RQFN44-12-A Reliability Qualification Report RQFN55-24-A and RQFN44-12-A Package Qualification September 14, 2011 RJR Polymers Reliability Qualification Report RQFN55-24-A and RQFN44-12-A Table of Contents Purpose.3

More information

Suggested PCB Land Pattern Designs for Leaded and Leadless Packages, and Surface Mount Guidelines for Leadless Packages

Suggested PCB Land Pattern Designs for Leaded and Leadless Packages, and Surface Mount Guidelines for Leadless Packages APPLICATION NOTE Suggested PCB Land Pattern Designs for Leaded and Leadless Packages, and Surface Mount Guidelines for Leadless Packages Introduction This Application Note provides sample PCB land pattern

More information

PCB Quality Inspection. Student Manual

PCB Quality Inspection. Student Manual PCB Quality Inspection Student Manual Unit 2: Inspection Overview Section 2.1: Purpose of Inspection What Is The Purpose of Inspection? There are 2 reasons why Inspection is performed: o To verify the

More information

ENIG with Ductile Electroless Nickel for Flex Circuit Applications

ENIG with Ductile Electroless Nickel for Flex Circuit Applications ENIG with Ductile Electroless Nickel for Flex Circuit Applications Yukinori Oda, Tsuyoshi Maeda, Chika Kawai, Masayuki Kiso, Shigeo Hashimoto C.Uyemura & Co., Ltd. George Milad and Donald Gudeczauskas

More information

MICROALLOYED Sn-Cu Pb-FREE SOLDER FOR HIGH TEMPERATURE APPLICATIONS

MICROALLOYED Sn-Cu Pb-FREE SOLDER FOR HIGH TEMPERATURE APPLICATIONS MICROALLOYED Sn-Cu Pb-FREE SOLDER FOR HIGH TEMPERATURE APPLICATIONS Keith Howell 1, Keith Sweatman 1, Motonori Miyaoka 1, Takatoshi Nishimura 1, Xuan Quy Tran 2, Stuart McDonald 2, and Kazuhiro Nogita

More information

SURFACE FINISHING FOR PRINTED CIRCUIT BOARDS

SURFACE FINISHING FOR PRINTED CIRCUIT BOARDS SURFACE FINISHING FOR PRINTED CIRCUIT BOARDS In a world of ever-increasing electronic component complexity and pin count requirements for component packaging, focus is once again on the age-old question

More information

Assembly of LPCC Packages AN-0001

Assembly of LPCC Packages AN-0001 Assembly of LPCC Packages AN-0001 Surface Mount Assembly and Handling of ANADIGICS LPCC Packages 1.0 Overview ANADIGICS power amplifiers are typically packaged in a Leadless Plastic Chip Carrier (LPCC)

More information

Overview of Risk Assessment, Mitigation, and Management Research for Pb-free Electronics

Overview of Risk Assessment, Mitigation, and Management Research for Pb-free Electronics Overview of Risk Assessment, Mitigation, and Management Research for Pb-free Electronics Formed 1987 Electronic Products and Systems Center College Park, MD 20742 (301) 405-5323 http://www.calce.umd.edu

More information

Analysis of solder joint failures arisen during the soldering process

Analysis of solder joint failures arisen during the soldering process Ŕ periodica polytechnica Electrical Engineering 52/1-2 (2008) 5 11 doi: 10.3311/pp.ee.2008-1-2.01 web: http:// www.pp.bme.hu/ ee c Periodica Polytechnica 2008 Analysis of solder joint failures arisen during

More information

Compliant Terminal Technology Summary Test Report

Compliant Terminal Technology Summary Test Report Engineering Report ER04100 October 5th, 2004 Revision A Copyright Autosplice Inc., September 2004 Table of Contents Summary Overview 3 Compliant Terminal Specifications 3 Test Plan 4 Test Conditions 4

More information

Recommended Soldering Techniques for ATC 500 Series Capacitors

Recommended Soldering Techniques for ATC 500 Series Capacitors Recommended Soldering Techniques for ATC 500 Series Capacitors ATC# 001-884 Rev. D; 10/05 1.0. SCOPE. The following procedures have been successful in soldering ATC500 series capacitors to both soft and

More information

MMIC packaging. 1. Introduction 2. Data interface. Data submittal methods. Data formats. Single chip & MCM solutions. Contents

MMIC packaging. 1. Introduction 2. Data interface. Data submittal methods. Data formats. Single chip & MCM solutions. Contents MMIC packaging MMIC packaging Contents 1. Introduction Page 2 2. Data Interface Page 2 3. Microwave package design requirement Page 3 4. Materials Page 3 5. Package layout design guidelines Page 4 6. Package

More information

Coating Thickness and Composition Analysis by Micro-EDXRF

Coating Thickness and Composition Analysis by Micro-EDXRF Application Note: XRF Coating Thickness and Composition Analysis by Micro-EDXRF www.edax.com Coating Thickness and Composition Analysis by Micro-EDXRF Introduction: The use of coatings in the modern manufacturing

More information

Application Note. Soldering Methods and Procedures for 1st and 2nd Generation Power Modules. Overview. Analysis of a Good Solder Joint

Application Note. Soldering Methods and Procedures for 1st and 2nd Generation Power Modules. Overview. Analysis of a Good Solder Joint Soldering Methods and Procedures for 1st and 2nd Generation Power Modules Overview This document is intended to provide guidance in utilizing soldering practices to make high quality connections of Vicor

More information

How to Build a Printed Circuit Board. Advanced Circuits Inc 2004

How to Build a Printed Circuit Board. Advanced Circuits Inc 2004 How to Build a Printed Circuit Board 1 This presentation is a work in progress. As methods and processes change it will be updated accordingly. It is intended only as an introduction to the production

More information

Wetting Behavior of Pb-free Solder on Immersion Tin Surface Finishes in Different Reflow Atmospheres

Wetting Behavior of Pb-free Solder on Immersion Tin Surface Finishes in Different Reflow Atmospheres Wetting Behavior of Pb-free Solder on Immersion Tin Surface Finishes in Different Reflow Atmospheres Sven Lamprecht 1, Dr. Kenneth Lee 2, Bill Kao 3, Günter Heinz 1 1 Atotech Deutschland GmbH, Berlin,

More information

Interfacial Properties of Zn Sn Alloys as High Temperature Lead-Free Solder on Cu Substrate

Interfacial Properties of Zn Sn Alloys as High Temperature Lead-Free Solder on Cu Substrate Materials Transactions, Vol. 46, No. 11 (2005) pp. 2413 to 2418 Special Issue on Lead-Free Soldering in Electronics III #2005 The Japan Institute of Metals Interfacial Properties of Zn Sn Alloys as High

More information

The atomic packing factor is defined as the ratio of sphere volume to the total unit cell volume, or APF = V S V C. = 2(sphere volume) = 2 = V C = 4R

The atomic packing factor is defined as the ratio of sphere volume to the total unit cell volume, or APF = V S V C. = 2(sphere volume) = 2 = V C = 4R 3.5 Show that the atomic packing factor for BCC is 0.68. The atomic packing factor is defined as the ratio of sphere volume to the total unit cell volume, or APF = V S V C Since there are two spheres associated

More information

Polymer Termination. Mechanical Cracking 2. The reason for polymer termination. What is Polymer Termination? 3

Polymer Termination. Mechanical Cracking 2. The reason for polymer termination. What is Polymer Termination? 3 Polymer Termination An alternative termination material specifically designed to absorb greater levels of mechanical stress thereby reducing capacitor failures associated with mechanical cracking Mechanical

More information

Lead-Free Universal Solders for Optical and MEMS Packaging

Lead-Free Universal Solders for Optical and MEMS Packaging Lead-Free Universal Solders for Optical and MEMS Packaging Sungho Jin Univ. of California, San Diego, La Jolla CA 92093 OUTLINE -- Introduction -- Universal Solder Fabrication -- Microstructure -- Direct

More information

Review of the Impact of Intermetallic Layers on the Brittleness of Tin-Lead and Lead-Free Solder Joints

Review of the Impact of Intermetallic Layers on the Brittleness of Tin-Lead and Lead-Free Solder Joints Review of the Impact of Intermetallic Layers on the Brittleness of Tin-Lead and Lead-Free Solder Joints Per-Erik Tegehall, Ph.D. 6-03-15 Preface This review has been funded by Vinnova (Swedish Governmental

More information

TN0991 Technical note

TN0991 Technical note Technical note Description of WLCSP for STMicroelectronics EEPROMs and recommendations for use Introduction This document describes the 5 and 8-bump WLCSPs (wafer level chip size package) used for STMicroelectronics

More information

Edition 2012-05 Published by Infineon Technologies AG 81726 Munich, Germany 2012 Infineon Technologies AG All Rights Reserved.

Edition 2012-05 Published by Infineon Technologies AG 81726 Munich, Germany 2012 Infineon Technologies AG All Rights Reserved. Recommendations for Printed Circuit Board Assembly of Infineon QFN Packages Additional Information DS7, 2012-05 Edition 2012-05 Published by Infineon Technologies AG 81726 Munich, Germany 2012 Infineon

More information

Dual Integration - Verschmelzung von Wafer und Panel Level Technologien

Dual Integration - Verschmelzung von Wafer und Panel Level Technologien ERÖFFNUNG DES INNOVATIONSZENTRUMS ADAPTSYS Dual Integration - Verschmelzung von Wafer und Panel Level Technologien Dr. Michael Töpper BDT Introduction Introduction Why do we need such large machines to

More information

Measuring of the Temperature Profile during the Reflow Solder Process Application Note

Measuring of the Temperature Profile during the Reflow Solder Process Application Note Measuring of the Temperature Profile during the Reflow Solder Process Application Note Abstract With reference to the application note Further Details on lead free reflow soldering of LEDs the present

More information

How to Avoid Conductive Anodic Filaments (CAF)

How to Avoid Conductive Anodic Filaments (CAF) How to Avoid Conductive Anodic Filaments (CAF) Ling Zou & Chris Hunt 22 January 20 1 Your Delegate Webinar Control Panel Open and close your panel Full screen view Raise hand for Q&A at the end Submit

More information

EXPERIMENTAL STUDY OF STRUCTURAL ZONE MODEL FOR COMPOSITE THIN FILMS IN MAGNETIC RECORDING MEDIA APPLICATION

EXPERIMENTAL STUDY OF STRUCTURAL ZONE MODEL FOR COMPOSITE THIN FILMS IN MAGNETIC RECORDING MEDIA APPLICATION EXPERIMENTAL STUDY OF STRUCTURAL ZONE MODEL FOR COMPOSITE THIN FILMS IN MAGNETIC RECORDING MEDIA APPLICATION Hua Yuan and David E. Laughlin Department of Materials Science and Engineering, Carnegie Mellon

More information

The Effect of Temperature on Microstructure of Lead-free Solder Joints

The Effect of Temperature on Microstructure of Lead-free Solder Joints The Effect of Temperature on Microstructure of Lead-free Solder Joints Thomas Le Toux, Milos Dusek & Christopher Hunt November 2003 The Effect of Temperature on Microstructure of Lead-free Solder Joints

More information

Electronic Board Assembly

Electronic Board Assembly Electronic Board Assembly ERNI Systems Technology Systems Solutions - a one stop shop - www.erni.com Contents ERNI Systems Technology Soldering Technologies SMT soldering THR soldering THT soldering -

More information

Handling and Processing Details for Ceramic LEDs Application Note

Handling and Processing Details for Ceramic LEDs Application Note Handling and Processing Details for Ceramic LEDs Application Note Abstract This application note provides information about the recommended handling and processing of ceramic LEDs from OSRAM Opto Semiconductors.

More information

CHARACTERIZATION OF POLYMERS BY TMA. W.J. Sichina, National Marketing Manager

CHARACTERIZATION OF POLYMERS BY TMA. W.J. Sichina, National Marketing Manager PERKIN ELMER Polymers technical note CHARACTERIZATION OF POLYMERS BY W.J. Sichina, National Marketing Manager Thermomechanical analysis () is one of the important characterization techniques in the field

More information

Copyright 2008 IEEE. Reprinted from ECTC2008 Proceedings.

Copyright 2008 IEEE. Reprinted from ECTC2008 Proceedings. Copyright 2008 IEEE. Reprinted from ECTC2008 Proceedings. This material is posted here with permission of the IEEE. Such permission of the IEEE does not in any way imply IEEE endorsement of any of Amkor

More information

Embedding components within PCB substrates

Embedding components within PCB substrates Embedding components within PCB substrates Max Clemons, Altium - March 19, 2014 Continued pressure for electronic devices that provide greater functionality in ever-smaller formfactors is not only providing

More information

Electrical Characteristics for Sn-Ag-Cu Solder Bump with Ti/Ni/Cu Under-Bump Metallization after Temperature Cycling Tests

Electrical Characteristics for Sn-Ag-Cu Solder Bump with Ti/Ni/Cu Under-Bump Metallization after Temperature Cycling Tests Journal of ELECTRONIC MATERIALS, Vol. 35, No. 10, 2006 Regular Issue Paper Electrical Characteristics for Sn-Ag-Cu Solder Bump with Ti/Ni/Cu Under-Bump Metallization after Temperature Cycling Tests T.I.

More information

Reliability Handbook

Reliability Handbook Contents Integrity and Reliability Package Integrity Tests Device Reliability Tests Appendix 1 Calculations Appendix 2 Example of Failure Rate Calculation INTEGRITY AND RELIABILITY ZETEX Semiconductors

More information

Q&A. Contract Manufacturing Q&A. Q&A for those involved in Contract Manufacturing using Nelco Electronic Materials

Q&A. Contract Manufacturing Q&A. Q&A for those involved in Contract Manufacturing using Nelco Electronic Materials Q&A Q&A for those involved in Contract Manufacturing using Nelco Electronic Materials 1. Do Nelco laminates have any discoloration effects or staining issues after multiple high temperature exposures?

More information