Gaussian Tail or Long Tail: On Error Characterization of MLC NAND Flash



Similar documents
SLC vs. MLC: An Analysis of Flash Memory

SLC vs MLC NAND and The Impact of Technology Scaling. White paper CTWP010

Data Retention in MLC NAND Flash Memory: Characterization, Optimization, and Recovery

NAND Flash Architecture and Specification Trends

Samsung 3bit 3D V-NAND technology

Data Storage Time Sensitive ECC Schemes for MLC NAND Flash Memories

SLC vs MLC: Which is best for high-reliability apps?

SLC vs MLC: Proper Flash Selection for SSDs in Industrial, Military and Avionic Applications. A TCS Space & Component Technology White Paper

Trends in NAND Flash Memory Error Correction

Yaffs NAND Flash Failure Mitigation

The Efficient LDPC DSP System for SSD

Flash Technology Update from Micron and Intel

NAND Flash Architecture and Specification Trends

NAND Flash FAQ. Eureka Technology. apn5_87. NAND Flash FAQ

The Evolving NAND Flash Business Model for SSD. Steffen Hellmold VP BD, SandForce

3D NAND Technology Implications to Enterprise Storage Applications

exclusive-or and Binary Adder R eouven Elbaz reouven@uwaterloo.ca Office room: DC3576

Error Patterns in MLC NAND Flash Memory: Measurement, Characterization, and Analysis

Important Differences Between Consumer and Enterprise Flash Architectures

NAND Flash Memory as Driver of Ubiquitous Portable Storage and Innovations

Incremental Redundancy to Reduce Data Retention Errors in Flash-based SSDs

Nonlinear Multi-Error Correction Codes for Reliable NAND Flash Memories

Chapter Introduction. Storage and Other I/O Topics. p. 570( 頁 585) Fig I/O devices can be characterized by. I/O bus connections

User Guide Thank you for purchasing the DX90

Crossbar Resistive Memory:

High-Performance SSD-Based RAID Storage. Madhukar Gunjan Chakhaiyar Product Test Architect

Improved NAND Flash Memories Storage Reliablity Using Nonlinear Multi Error Correction Codes

Flash-optimized Data Progression

Flash Memory Basics for SSD Users

PROGRAMMABLE ANALOG INTEGRATED CIRCUIT FOR USE IN REMOTELY OPERATED LABORATORIES

MAS108 Probability I

A View on the Future of Tape

The Effect of Network Cabling on Bit Error Rate Performance. By Paul Kish NORDX/CDT

1.1 Silicon on Insulator a brief Introduction

Solid State Drive Technology

Flood Risk Analysis considering 2 types of uncertainty

RealSSD Embedded USB Mass Storage Drive MTFDCAE001SAF, MTFDCAE002SAF, MTFDCAE004SAF, MTFDCAE008SAF

Samsung 2bit 3D V-NAND technology

USB Flash Drive Engineering Specification

FORM 9. NOTICE OF PROPOSED ISSUANCE OF LISTED SECURITIES (or securities convertible or exchangeable into listed securities 1 )

An Analysis Of Flash And HDD Technology Trends

What Types of ECC Should Be Used on Flash Memory?

How it can benefit your enterprise. Dejan Kocic Netapp

BER-Based Wear Leveling and Bad Block Management for NAND Flash

Linear Codes. Chapter Basics

Flash Memory Jan Genoe KHLim Universitaire Campus, Gebouw B 3590 Diepenbeek Belgium

Dell Reliable Memory Technology

Temperature Considerations for Industrial Embedded SSDs

Electron-Muon Ranger (EMR)

In-Block Level Redundancy Management for Flash Storage System

Evaluating Embedded Non-Volatile Memory for 65nm and Beyond

Programming NAND devices

Programming Matters. MLC NAND Reliability and Best Practices for Data Retention. Data I/O Corporation. Anthony Ambrose President & CEO

Comparison of NAND Flash Technologies Used in Solid- State Storage

Solid State Drive (SSD) FAQ

NAND Basics Understanding the Technology Behind Your SSD

Managing the evolution of Flash : beyond memory to storage

CONTRIBUTION ABSTRACT

Enabling the Flash-Transformed Data Center

SECTION 2 TECHNICAL DESCRIPTION OF BPL SYSTEMS

ENGI 241 Experiment 5 Basic Logic Gates

Don t Let RAID Raid the Lifetime of Your SSD Array

NAND Flash Memories. Understanding NAND Flash Factory Pre-Programming. Schemes

A simplified implementation of the least squares solution for pairwise comparisons matrices

DOCSIS 3.1. High Level Overview at NANOG 59. Karthik Sundaresan, Lead Architect. Oct 09, Cable Television Laboratories, Inc.

Improved NAND Flash Memories Storage Reliablity Using Nonlinear Multi Error Correction Codes

ANSYS for Tablet Computer Design

NAND Flash Memory Reliability in Embedded Computer Systems

Implementation of Digital Signal Processing: Some Background on GFSK Modulation

itesla Project Innovative Tools for Electrical System Security within Large Areas

Endurance Models for Cactus Technologies Industrial-Grade Flash Storage Products. White Paper CTWP006

2.5-inch Hard Disk Drive with High Recording Density and High Shock Resistance

1. True or False? A voltage level in the range 0 to 2 volts is interpreted as a binary 1.

Lecture 9: Introduction to Pattern Analysis

Hardware Acceleration for CST MICROWAVE STUDIO

AN EFFICIENT DECODING ARCHITECTURE WITH IMPROVED ERROR CORRECTING TECHNIQUE FOR NAND FLASH MEMORY

National Technical University of Athens School of Electrical and Computer Engineering

Jitter Measurements in Serial Data Signals

Using the Texas Instruments Filter Design Database

Operational Risk Modeling Analytics

Android Controlled Based Interface

Gates, Circuits, and Boolean Algebra

A guide to B2B Marketing Planning

Big Data & Scripting Part II Streaming Algorithms

Charge-Trapping (CT) Flash and 3D NAND Flash Hang-Ting Lue

Data Distribution Algorithms for Reliable. Reliable Parallel Storage on Flash Memories

快 閃 記 憶 體 的 產 業 應 用 與 製 程

On the Use of Strong BCH Codes for Improving Multilevel NAND Flash Memory Storage Capacity

Low-Power Error Correction for Mobile Storage

COMPENSATION MIT Flow Cytometry Core Facility

PowerProtector: Superior Data Protection for NAND Flash

Portable Cell Phone Charger: Design and Manufacturing

Transcription:

Gaussian Tail or Long Tail: On Error Characterization of MLC NAND Flash Presented by: Shu-Yi Jack Wong Computer Engineering University of Toronto, Ontario, Canada

Importance and Positioning A Multi-Level-Cell NAND Flash device can be modeled as a communication channel (Dong et al., Rensselaer Polytechnic Institute, 2012) Error in the channel is expressible in terms of the Probability Density Function (PDF) 11 10 00 01 2

Gaussian Tail has been used in Error Characterization (Liu et. al, NTU, 2012) The method bridges the gap between the observable Bit-Error-Rate (BER) and the channel model A Gaussian PDF is often deemed sufficient (Cai et al. CMU, 2013) t t e 1 V 0.5 2 k V lowt T 2 t e 1 V 0.5 2 high k V T 2 k V T 3

Motivation Advanced Forward Error Correction (FEC) needs more than just BER In particular, LDPC s performance can be improved when the probability for more regions of the PDF are known with high precision (Wang et al., UCLA, 2011) The fine input probabilities could enable: Higher reliability at a given raw error-rate Higher endurance Higher retention span Higher data utilization (less bits for parity) 4

BER only provides an aggregate error data BER places no restriction on the shape of tail? LDPC requires more The soft information provided by P(B), P(C) and P(D) controls the shape of the tail A B C D 5

Problems If the tails of PDF matters, do the Gaussian tails match with real device error? How do we observe the error in region B,C and D? A B C D How do we extract the threshold values from the extra information? 6

Proposed Methodology Collects Symbol Error from real 2Xnm device Not just BER Symbol Error is collected per programmed symbol Assumes that Gaussian PDF is correct Link SER to regions of PDF Link regions of PDF to Gaussian Error Functions Solve the Error Functions for the parameters Observe the PDF s consistency with real data 7

From Data Collection Collecting BER BER Bit Pairing No Converting to Regional Probabilities Probability Refinements No SER Finding Read Thresholds Confident? Threshold refinements Yes Convergent? To PDF fitting Yes Read thresholds and gate thresholds 8

Collecting Symbol Error Bits of a cell are accessed on different pages In MLC, for example, after programming of both the first and the second page with 1 We pair the read value from the first page with that of the corresponding second page The symbol error may be 10, 00 or 01 To estimate the error rate for each error: How many symbols should we sample? We apply the method of Monte Carlo Estimation 9

Estimated Symbol Error Rate Precision (δ) 10

Impact of Circuit to SER Observed SER Regional probabilities First page read: 1 T2 0 >T2 A B C D 11 10 00 01 T1 T2 T3 Second page read: 1 T1 && >T3 0 >T1 && T3 A B C D 11 10 00 01 T1 T2 T3 11

12

Relating SER and Error Functions Regions of PDF can also be described in terms of the Error Functions of its PDF poci V 2 V 0 pdf x dx pdf x -V 0 V cpoci V 1 pociv 13

A B C D 0 T1 T2 T3 A B C D T1 T2 T3 μ h 14

P 11 (D)=0 P 01 (A)=0 T2 μ h -T2 11 State Solver T3, μ h Solver 01 State Solver μ h -T3 Next P(D) T1 T3, μ h Next P01(A) T1 converges? T3 converges? T1 No No μ h Yes 11 Regional Probabilities T3 01 Regional Probabilities Yes Solution: T1, T2, T3, μ h 15

Result T1 T2 T3 Mean of 01 2.98 V 3.53 V 4.15 V 7.02 V *voltages are normalized by the spread of the PDF 11 01 0 T1 T2 T3 μ h By solving the data for symbol 11 and 01 we obtain separation of read thresholds, 0.5-0.6V mean threshold to the closest read threshold, 3V 16

Consistency If we were solving for the symbol 10 and 00, we would not get a consistent solution i.e. by solving for 11 and 10, we get one set of value; by solving 00 & 01, we get another. 10 00 T1 T2 T3 17

Symbol Probabilities for MLC NAND Flash Program Value\Read Value 11 10 00 01 11 1 1.26e-5 3.53e-9 2.86e-7 10 3.63e-5 1 6.52e-7 5.30e-9 00 3.53e-9 4.06e-7 1 2.69e-5 01 4.15e-7 5.30e-9 2.53e-5 1 With the Gaussian PDF assumption, no consistent solution is possible for the regions highlighted in yellow 18

Conclusion SER contains information from the tail regions of a device PDF, which is not captured in BER The information is useful for optimizing the performance of LDPC By assuming a Gaussian PDF, we try extracting read thresholds using the extra SER data but fail to get a consistent solution The result is due to the nature of SER data, which cannot be modeled by the short tails of Gaussian model 19

11 01 Gaussian tail T1 T2 T3 11 01 long tail T1 T2 T3 20