32-bit Microcontrollers Addressing

Similar documents
ontroller LSI with Built-in High- Performance Graphic Functions for Automotive Applications

Chapter 13. PIC Family Microcontroller

System-on-a-Chip with Security Modules for Network Home Electric Appliances

Am186ER/Am188ER AMD Continues 16-bit Innovation

The modular concept of the MPA-3 system is designed to enable easy accommodation to a huge variety of experimental requirements.

DAC Digital To Analog Converter

Using Xbee in Serial Communication

Microtronics technologies Mobile:

Hello, and welcome to this presentation of the STM32L4 reset and clock controller.

Design of a High Speed Communications Link Using Field Programmable Gate Arrays

Atmel Norway XMEGA Introduction

The I2C Bus. NXP Semiconductors: UM10204 I2C-bus specification and user manual HAW - Arduino 1

SBC6245 Single Board Computer

USER GUIDE EDBG. Description

GAS LEAKAGE DETECTION & AUTO ON-OFF GAS SYSTEM

A 5 Degree Feedback Control Robotic Arm (Haptic Arm)

STEPPER MOTOR SPEED AND POSITION CONTROL

Palaparthi.Jagadeesh Chand. Associate Professor in ECE Department, Nimra Institute of Science & Technology, Vijayawada, A.P.

Part Number Description Packages available

Tire pressure monitoring

FEATURES DESCRIPTION. PT6321 Fluorescent Display Tube Controller Driver

DS1104 R&D Controller Board

Microcontroller Based Low Cost Portable PC Mouse and Keyboard Tester

Microcomputer Protocol Implementation at Local Interconnect Network Georgi Krastev

Software engineering for real-time systems

2.0 Command and Data Handling Subsystem

POCKET SCOPE 2. The idea 2. Design criteria 3

Lab Experiment 1: The LPC 2148 Education Board

Embedded Multi-Media Card Specification (e MMC 4.5)

PCAN-MicroMod Universal I/O Module with CAN Interface. User Manual. Document version ( )

8051 MICROCONTROLLER COURSE

Alcatel-Lucent OmniPCX Enterprise Communication Server TA-MMK (MMK V2)

Bus Data Acquisition and Remote Monitoring System Using Gsm & Can

Lab 1 Course Guideline and Review

DEPARTMENT OF COMPUTER SCIENCE & ENGINEERING Question Bank Subject Name: EC Microprocessor & Microcontroller Year/Sem : II/IV

AN LPC1700 timer triggered memory to GPIO data transfer. Document information. LPC1700, GPIO, DMA, Timer0, Sleep Mode

SKP16C62P Tutorial 1 Software Development Process using HEW. Renesas Technology America Inc.

Programming Flash Microcontrollers through the Controller Area Network (CAN) Interface

Locus digital DVB-T STB

AUTOMATIC NIGHT LAMP WITH MORNING ALARM USING MICROPROCESSOR

TURBO PROGRAMMER USB, MMC, SIM DEVELOPMENT KIT

Implementing a Digital Answering Machine with a High-Speed 8-Bit Microcontroller

Figure 1.Block diagram of inventory management system using Proximity sensors.

8-Bit Flash Microcontroller for Smart Cards. AT89SCXXXXA Summary. Features. Description. Complete datasheet available under NDA

M68EVB908QL4 Development Board for Motorola MC68HC908QL4

Von der Hardware zur Software in FPGAs mit Embedded Prozessoren. Alexander Hahn Senior Field Application Engineer Lattice Semiconductor

ET-BASE AVR ATmega64/128

Semiconductor Device Technology for Implementing System Solutions: Memory Modules

Open Architecture Design for GPS Applications Yves Théroux, BAE Systems Canada

Switch Fabric Implementation Using Shared Memory

NTE2053 Integrated Circuit 8 Bit MPU Compatible A/D Converter

Application Note 83 Fundamentals of RS 232 Serial Communications

Hello, and welcome to this presentation of the STM32 SDMMC controller module. It covers the main features of the controller which is used to connect

A+ Guide to Managing and Maintaining Your PC, 7e. Chapter 1 Introducing Hardware

Guangzhou HC Information Technology Co., Ltd. Product Data Sheet

Guangzhou HC Information Technology Co., Ltd. Product Data Sheet

A DIY Hardware Packet Sniffer

CHAPTER 11: Flip Flops

AN4646 Application note

7a. System-on-chip design and prototyping platforms

EVAL-UFDC-1/UFDC-1M-16

INTRODUCTION: ABSTRACT:

Solomon Systech Image Processor for Car Entertainment Application

Serial Communications

STM32 F-2 series High-performance Cortex-M3 MCUs

Block 3 Size 0 KB 0 KB 16KB 32KB. Start Address N/A N/A F4000H F0000H. Start Address FA000H F8000H F8000H F8000H. Block 2 Size 8KB 16KB 16KB 16KB

IDE/ATA Interface. Objectives. IDE Interface. IDE Interface

Mobile Operating Systems Lesson 05 Windows CE Part 1

Develop a Dallas 1-Wire Master Using the Z8F1680 Series of MCUs

DESIGN OF SMS ENABLED CAR SECURITY SYSTEM

Digitale Signalverarbeitung mit FPGA (DSF) Soft Core Prozessor NIOS II Stand Mai Jens Onno Krah

Communication Unit 560CMU05 Data sheet

Hitachi Releases SuperH Mobile Application Processor SH-Mobile for optimum processing of multimedia applications for next-generation mobile phone

Serial port interface for microcontroller embedded into integrated power meter

Wireless monitoring system for temperature and humidity based on ZigBee

The Clavinova-Computer Connection

Disturbance Recoder SPCR 8C27. Product Guide

AN3252 Application note

Data Acquisition Module with I2C interface «I2C-FLEXEL» User s Guide

National CR16C Family On-Chip Emulation. Contents. Technical Notes V

STM32L. Ultra-low-power Cortex -M3 devices

HARDWARE MANUAL. BrightSign HD120, HD220, HD1020. BrightSign, LLC Lark Ave., Suite 200 Los Gatos, CA

Using the HT46R46 I/O Ports to Implement Half-Duplex SPI Communication

Experiment # 9. Clock generator circuits & Counters. Eng. Waleed Y. Mousa

Location-Aware and Safer Cards: Enhancing RFID Security and Privacy

Embedded Ethernet Interface Using Arm Processor

EV-8000S. Features & Technical Specifications. EV-8000S Major Features & Specifications 1

Serial Communications

FOMA (R) /Wireless LAN Dual Terminals, Wireless LAN Technology

UMBC. ISA is the oldest of all these and today s computers still have a ISA bus interface. in form of an ISA slot (connection) on the main board.

Central Processing Unit

An Introduction to MPLAB Integrated Development Environment

Image-Processing System LSI for

ATB50v1 GPRS / GPS Based Fleet Management Terminal. Datasheet

LIN (Local Interconnect Network):

Switch board datasheet EB

USB 3.0 Connectivity using the Cypress EZ-USB FX3 Controller

MOST150 The Next Generation Automotive Infotainment Backbone. Harald Kohler, SMSC Automotive Infotainment Systems

User s Manual of Board Microcontroller ET-MEGA2560-ADK ET-MEGA2560-ADK

ARM Cortex -A8 SBC with MIPI CSI Camera and Spartan -6 FPGA SBC1654

Transcription:

32-bit Microcontrollers Addressing Automotive Audio System Control and CAN-MOST Gateway on 1 Chip FR Family This product integrates MediaLB to connect seamlessly to multimedia automotive LAN specification MOST, audio interface I 2 S, standard automotive LAN specifications CAN, LIN, I 2 C, and many other peripheral resources. TheFRCPU core, which is capable of fast control, enables this microcontroller to have system control of automotive audio on 1 chip. * MOST: Media-Oriented Systems Transport * MediaLB: Media Local Bus Overview MOST is a multimedia automotive LAN standard used by nearly all European automobile manufacturers including Audi, BMW, Land Rover, DaimlerChrysler, Porsche, Saab, and Volvo. It allows CD changers, radios, GPSs, cellular phones, and DVD players to be assigned in a ring network and deliver high-quality audio signals. As a standard specification to transmit data between MOST and IC, MediaLB was developed. MediaLB is a local serial bus that connects to the MOST network controller and operates in synchronization with MOST. Although I 2 C and I 2 S were previously the conventional methods used to connect to the MOST network controller, it is now possible to transmit streaming data, packet data, and control command data at high speed using MediaLB. we have developed this time is capable of the simultaneous transmission of 10 stereo music sources to MediaLB. It also has a built-in CAN in addition to the 32-bit RISC CPU FR60 core, enabling a new solution linking the invehicle control network and the data network,can-most gateway.moreover, its built-in shutdown function leads to dramatic reduction in current consumption during standby. Photo 1 External View 1

Product Features Figure 1 Block Diagram Fig.1 presents the block diagram. This product s built-in resources deliver the following features: FR60 core This product adopts an FR60 core that is instruction-compatible with the FR series. This core is FUJITSU s 32-bit RISC CPU core that realizes high performance and low power consumption and is capable of operation at a maximum operation frequency of 80MHz. Built-in Flash memory density Main Flash memory: 1,088Kbytes Flash memory security realized Built-in RAM density 64Kbytes Direct mapped cache: 8Kbytes Instruction cache: 4Kbytes Audio interface I 2 S interface: 10 channels MediaLB controller IP licensed and provided by SMSC. It is connected to I 2 S via the FIFO buffer and enables communication with MediaLB as the bus master (Fig.2). By using the circulation and ping-pong buffering which is the DMA mode of MediaLB, streaming data is automatically transmitted between MediaLB (FIFO buffer) I 2 S. CAN controller Conforms to Parts A and B of CAN Specification Revision 2.0. There are 2 channels of 32 and 64 built-in message buffers for data and ID with ranking. Supports communication speed up to 1Mbps. Various timers 16-bit free-run timer: 4 channels 16-bit input capture: 4 channels 16-bit output compare: 4 channels 16-bit PPG: 8 channels 16-bit reload timer: 5 channels Various interfaces LIN-supporting USART: 9 channels (4 channels with built-in FIFO) I 2 C interface: 8 channels External bus interface (address: 24-bit, data: 16-bit) High-speed A/D converter Sequential conversion A/D converter realizing 10-bit resolution: 16 channels (Minimum conversion time 3s, total error 3LSB: VccAvcc3.0 to 3.6V) Low power consumption mode: Sleep/stop/shutdown mode The low power consumption modes are sleep mode (program 2007 2

stops) and stop mode (device stops). It also integrates shutdown mode (power supply is cut). In shutdown mode, power supply is cut off for all parts except for RAM (64Kbytes) and shutdown control circuit and the standby current consumption (standard: 10A) can thus be reduced dramatically. 3V/5V terminals Although the CPU power supply is 3V, the 3V/5V terminals are divided in 3 blocks and it is possible to set up terminals as 3V or 5V for each block. I/O port Input permission setting: Setting possible for each port Input level setting: Selection possible from 4 input levels: CMOS hysteresis (0307 or 0208)/Automotive (hysteresis)/ TT Pull-up resistor setting: Setting possible for each port (standard: 50k) Table 1 presents the selection of port input levels. Development Environment Like the conventional FR Series, this product is supported by the FUJITSU integrated development environment SOFTUNE V6. SOFTUNE V6 application software is designed to simplify programming tasks in order to satisfy the diverse needs of program designers. Since this product has a built-in debugging support unit, it allows debugging on the user board by integrating a special DSU connector on board. Table 2 and Fig.3 present the development tools. Evaluation Environment FUJITSU plans to offer a MediaLB evaluation board and sample software as the development environment for beginning MediaLB using this product. MediaLB Evaluation board, MediaLB Low Level Driver, CAN, and I 2 S drivers will be available to support MediaLB development. Other peripheral functions External interrupt: 16 channels DMAC: 5 channels On-chip debugging support unit (DSU4) Real-time clock Watchdog timer Power supply voltage: 3.0 to 3.6V/3.0 to 5.5V Package: FPT-216P-M01 (LQFP-216-pin) Table 1 Selection of Port Input Levels Figure 2 MediaLB/ I 2 S Connection Diagram Figure 3 Configuration of Development Tools 3

We plan to offer the following tools: Evaluation board MediaLB Evaluation board Sample software Sample Application MediaLB Low Level Driver Net Services Ver. 2.x (binary provision) * * Please purchase the formal version from SMSC. Fig.4 presents the evaluation environment configuration. Application Fields This product realizes in-vehicle rear audio entertainment in a simple manner. It is capable of the simultaneous transmission of up to 10 different streaming data and also simultaneously transmitting streaming data, packet data for web downloading and so forth, and command data for mechanical control. It also realizes a gateway between automotive control LANs such as CAN and LIN and MOST. Along with other peripheral functions, it is optimal for system control of audio center units. Fig.5 presents an example block diagram of a car audio system adopting this product. Fig.6 presents an example of a new solution linking the in-vehicle control network and data networkmost-can gateway. Table 2 Development Tools Figure 4 Evaluation Environment Configuration 4

Figure 5 System Block Diagram for Automotive Audio System Using Figure 6 Example of Coordination between Control System Network and Information System Network: CAN-MOST Gateway 5