SUSS MicroTec - Capital Markets Day



Similar documents
Company Presentation. February Sustainable Technologies Conference. June 8, 2011

SUSS MICROTEC INVESTOR PRESENTATION. November 2015

Major LED manufacturing trends and challenges to support the general lighting application

SUSS MICROTEC INVESTOR PRESENTATION. November 2013

SUSS MICROTEC INVESTOR PRESENTATION. September 2014

SUSS MICROTEC INVESTOR PRESENTATION. May 2014

SUSS MICROTEC INVESTOR PRESENTATION. April 2013

Dry Film Photoresist & Material Solutions for 3D/TSV

SUSS MICROTEC HALF YEAR FIGURES August 6, 2015

Photolithography. Class: Figure Various ways in which dust particles can interfere with photomask patterns.

Conductivity of silicon can be changed several orders of magnitude by introducing impurity atoms in silicon crystal lattice.

How compact discs are made

Rapid Prototyping and Development of Microfluidic and BioMEMS Devices

Development of High-Speed High-Precision Cooling Plate

Photomask SBU: 65nm Dry Etch has Arrived! Michael D. Archuletta Dr. Chris Constantine Dr. Dave Johnson

Silicon-On-Glass MEMS. Design. Handbook

For Touch Panel and LCD Sputtering/PECVD/ Wet Processing

Company Presentation Garching, Germany. March 2010

Welcome to the Chemnitzer Seminar System Integration Technologies. Fraunhofer ENAS

Lithography Part I September, 5 th 2013

Results Overview Wafer Edge Film Removal using Laser

Welcome & Introduction

Coating Technology: Evaporation Vs Sputtering

Photolithography (source: Wikipedia)

Good Boards = Results

h e l p s y o u C O N T R O L

Dual Integration - Verschmelzung von Wafer und Panel Level Technologien

Electroplating with Photoresist Masks

Demonstration of sub-4 nm nanoimprint lithography using a template fabricated by helium ion beam lithography

Package Trends for Mobile Device

T.M.M. TEKNIKER MICROMACHINING

How to Build a Printed Circuit Board. Advanced Circuits Inc 2004

DVD-R/CD-R 3503 DVD-R/CD-R your gateway to the future

Mask Cleaning Processes and Challenges

histaris Inline Sputtering Systems

MEMS Processes from CMP

Concepts and principles of optical lithography

Investor Presentation Q3 2015

Biaxial tripod MEMS mirror and omnidirectional lens for a low cost wide angle laser range sensor

Sensitivity to both h- and i-line makes AZ 9200 photoresist capable for both broadband and i-line steppers.

Grad Student Presentation Topics PHGN/CHEN/MLGN 435/535: Interdisciplinary Silicon Processing Laboratory

FLEXIBLE CIRCUITS MANUFACTURING

ASML reports Q3 results as guided and remains on track for record 2015 sales Two new lithography scanners launched

ECP Embedded Component Packaging Technology

Quarterly Report January 1 March 31

Solar Photovoltaic (PV) Cells

How To Increase Areal Density For A Year

1. Single sided PCB: conductors on only one surface of a dielectric base.

DEVELOPMENTS & TRENDS IN FEOL MATERIALS FOR ADVANCED SEMICONDUCTOR DEVICES Michael Corbett mcorbett@linx-consulting.com Semicon Taiwan2015

Wafer Level Testing Challenges for Flip Chip and Wafer Level Packages

Damage-free, All-dry Via Etch Resist and Residue Removal Processes

Use of Carbon Nanoparticles for the Flexible Circuits Industry

Graduate Student Presentations

Neuere Entwicklungen zur Herstellung optischer Schichten durch reaktive. Wolfgang Hentsch, Dr. Reinhard Fendler. FHR Anlagenbau GmbH

Innovative Wafer and Interconnect Technologies - Enabling High Volume Low Cost RFID Solutions

CHAPTER 5. OVERVIEW OF THE MANUFACTURING PROCESS

EUV lithography NXE platform performance overview

Improved Contact Formation for Large Area Solar Cells Using the Alternative Seed Layer (ASL) Process

MICROPOSIT LOL 1000 AND 2000 LIFTOFF LAYERS For Microlithography Applications

Techniques for removal of contamination from EUVL mask without surface damage

1.Introduction. Introduction. Most of slides come from Semiconductor Manufacturing Technology by Michael Quirk and Julian Serda.

A Study of Haze Generation as Thin Film Materials

8-bit Atmel Microcontrollers. Application Note. Atmel AVR211: Wafer Level Chip Scale Packages

Supporting Online Material for

CYCLOTENE Advanced Electronics Resins (Photo BCB) Processing Procedures for 20µm Photo-BCB Layers Using XUS35078 type 3

IBS - Ion Beam Services

Your ideas. Our technologies.

Figure 1 Wafer with Notch

Miniaturizing Flexible Circuits for use in Medical Electronics. Nate Kreutter 3M

Optical Disc and Solar Annual Press/Analyst Conference - March 26, 2010

PATTERNED MEDIA TECHNOLOGY. An Equipment Perspective

GROUP MANAGEMENT REPORT and Management Report of SUSS MicroTec AG for the 2010 Fiscal Year

Flex Circuit Design and Manufacture.

LOR and PMGI Resists. Figure 1: SFG2 w/tok Resist 80 nm line. Figure 2: PMGI w/spr um line. Figure 3: LOR 30B w/spr

Microstockage d énergie Les dernières avancées. S. Martin (CEA-LITEN / LCMS Grenoble)

A thermal cure is then applied to obtain final properties of the paint film.

MEMS mirror for low cost laser scanners. Ulrich Hofmann

Resists, Developers and Removers

MEMS devices application based testing

Processing Procedures for CYCLOTENE 4000 Series Photo BCB Resins DS2100 Puddle Develop Process

SLLP G PRODUCT DATASHEET. RoHS Compliant

Ion Beam Sputtering: Practical Applications to Electron Microscopy

Chapter 6. Photolithography 2005/10/18 1

Excerpt Direct Bonded Copper

Fraunhofer ISIT, Itzehoe 14. Juni Fraunhofer Institut Siliziumtechnologie (ISIT)

Using the Normalized Image Log-Slope, part 3

Robotics A Hand END EFFECTORS, INC. SANTA CLARA, CALIFORNIA. Giving Robotics A Hand

EcoCWave. The all-round talent for aqueous part cleaning.

THE FUTURE OF MEDICAL MANUFACTURING LASER SOLUTIONS FOR THE MEDICAL DEVICE TECHNOLOGY

Reworkability of DBA Adhesives. March 2013

Wafer Placement Repeatibility and Robot Speed Improvements for Bonded Wafer Pairs Used in 3D Integration

AND8464/D. Board Level Application Note for 0402, 0502 and 0603 DSN2 Packages APPLICATION NOTE

Facility Rates & Expense Caps

SCREEN PRINTING INSTRUCTIONS

Winbond W2E512/W27E257 EEPROM

RECOATING AND RENEWING SPF ROOFING SYSTEMS

Transcription:

SUSS MicroTec - Capital Markets Day Program 10:00 10:30 11:30 13:00 14:00 Welcome and Introduction Overview product lines: Mask Aligner Coater/Developer Substrate Bonder Photomask Equipment Site Visit Lunch Strategic Outlook Frank P. Averdung Dr. Markus Arendt Frank P. Averdung

Company Presentation Capital Markets Day February 2011 Sternenfels, October 20, 2011 1

Disclaimer This presentation contains forward-looking statements relating to the business, financial performance and earnings of SÜSS MicroTec AG and its subsidiaries and associates. Forward-looking statements are based on current plans, estimates, projections and expectations and are therefore subject to risks and uncertainties, most of which are difficult to estimate and which in general are beyond the control of SÜSS MicroTec AG. Consequently, actual developments as well as actual earnings and performance may differ materially from those which are explicitly or implicitly assumed in the forward-looking statements. SÜSS MicroTec AG does not intend or accept any obligation to publish updates of these forward-looking statements. 2

Content I. SUSS MicroTec today II. III. Sternenfels, a Business Location with Potential Our four Product Lines: Mask Aligner Coater/Developer Wafer Bonder Photomask Equipment IV. Strategic Outlook 3

SUSS MicroTec A Global Player Yokohama, JP Sunnyvale, CA Headquarters Production Sales & Service Garching, DE Sternenfels, DE Neuchâtel, CH Lyon, FR Coventry, UK Seoul, KR Shanghai, CN Hsin Chu, TW Singapore, SG 4

Optimizing Structures Shaping the Future Garching SÜSS MicroTec AG HQ Development and production: Mask Aligner Bond Aligner Core competencies: Exposure Alignment Sternenfels Development and production : Bonder Coater and Developer Photomask Equipment Core competencies : Wet processing Wafer bonding 5

Divestment of SUSS Photomask Precision Inc. Sale of SUSS MicroTec Precision Photomask Inc. to Compugraphics Inc.,Los Gatos, CA Sale of all assets Limited synergies with core business units Focus on profitable and high growth business areas Supports the expansion of the SUSS MicroTec Photo Mask Equipment Eliminating competitive overlap with prospective customers The Purchaser: Compugraphics is a globally acting mask manufacturer with mask shops in the US, UK and Germany 6

Content I. SUSS MicroTec today II. III. Sternenfels, a Business Location with Potential Our four Product Lines: Mask Aligner Coater/Developer Wafer Bonder Photomask Equipment IV. Strategic Outlook 7

Sternenfels Our Major Production Facility The production site was built in three steps between 1991 and 1998 Total costs of land and building the facility amounted to approx. 20 million SUSS MicroTec paid 4.5 million for the land and the buildings in 2010 15.000 m² production facilities 34.000 m² land 270 employees, of which approximately 50 are temporary workers 8

Sternenfels - Synergies and Flexibility Three product lines under one roof: Photomask Equipment - Coater/Developer - Bonder Modern production facility with two large clean rooms supporting future business expansion Reduction of complexity and establishment of flexible production structures Synergies in purchasing, administration and research and development 9

Sternenfels - The new Competence Center Competence center for wet processing and wafer bonding Establishment of a research and development center: Technology Product development Application development Customer Care Center Supply Chain Management 10

11 Sternenfels - Site for Volume Manufacturing

Divisions and Products Segments Photomask Lithography Substrate Bonder Equipment Products Mask Track Mask Aligner Coater/ Developer Wafer Bonder Frontend Backend Process Steps Photomask Cleaning Alignment Exposure Nano Imprinting Coating Developing Bond Alignment Permanent Bonding Temporary Bonding Production Sites Sternenfels Sternenfels Garching 12

Markets LED General Lighting, HB and UHB LED MEMS Computing, Automotive, Medical Applications Advanced Packaging Semiconductor Industry 3D Integration/ Stacking Semiconductor Industry 30 mm 10 mm 13

Content I. SUSS MicroTec today II. III. Sternenfels, a Business Location with Potential Our four Product Lines: Mask Aligner Coater/Developer Wafer Bonder Photomask Equipment IV. Strategic Outlook 14

Mask Aligner A Look at the Inside Lamp House Diffraction Red. optics Mercury Short Arc Lamp Turning Mirror Ellipsoidal Mirror Cold Light Mirror Front Lens Condenser Lens Fly s Eye Mask Aligners are 1X full field exposure systems that offer an excellent cost of ownership and ease of use compared to competing stepper technology. 15

Mask Aligner Product Overview Manual Equipment (100mm, 150mm, 200mm) Automated Equipment (100/150mm, 200mm, 300mm) Integrated Lithography Clusters (200mm and 300mm) MJB4 MA6 MA/BA8 Gen3 Support also emerging applications like UV-NIL, SCIL, bond alignment, wafer level microlens UV replication and UV-bonding (SMILE). MA100/150e /MA200/300 Gen2 Provide best possible cost of ownership by achieving highest throughput at superior alignment accuracy. Combine state of the art pattern recognition with excellent print results. Different product enhancements available to further optimize and advance the level of automation. LithoPack 200 / 300 SUSS Lithography Clusters are integrated coat, bake, expose, develop solutions that especially used in volume production. 16

Mask Aligner The right Equipment for every Target Market Manual Equipment Automated Equipment Integrated Lithography Clusters LED General Lighting, HB and UHB LED MEMS Computing, Automotive, Medical Applications Advanced Packaging Semiconductor Industry 3D Integration/ Stacking Semiconductor Industry Research and Development 17

Mask Aligner Focus on Growth Markets LED Trend to larger substrate sizes with continued pressure to reduce cost / lumen. Development of dedicated LED lithography equipment to meet technological requirements at best cost of ownership. MEMS Trend to 200mm fabrication for mature products and customized solutions for emerging applications Development of specific 200mm lithography solutions plus integration of new technologies (i.e. SELECT) Advanced Packaging Mainly driven to reduce cost and form factor for chip and system packages with high pin count Fastest growing semiconductor packaging technology Development and launch of emerging WLP technologies like FanOut WLP and 3D WLP for MEMS and LED just happening now Development of 200 and 300mm WLP solutions to offer best possible cost of ownership 18

Mask Aligner Challenges Competition with higher performance lithography technology (projection vs. proximity printing) Continued efforts to improve and strengthen the strong position in cost of ownership: Yield improvements (CD uniformity, overlay accuracy, uptime, etc ) Throughput improvements New development of Next Generation Exposure Optics based on micro lens arrays which delivers superior optical performance plus customized illumination and optical proximity correction (frontend lithography technologies) Micro Lens Integrators (a SUSS MicroOptics product) 19

Content I. SUSS MicroTec today II. III. Sternenfels, a Business Location with Potential Our four Product Lines: Mask Aligner Coater/Developer Wafer Bonder Photomask Equipment IV. Strategic Outlook 20

Coater/Developer A look at the Inside Spin Coater Spray Coater Developer 21

200mm Automated Coat/Develop Cluster Exposure interface or frame extension Robot Gyrset Coater Spin Coater Hot / Cool Plate Stack Developer I/O Module 22

Coater/Developer Product Overview Manual Equipment (200mm, 300mm) Automated Equipment (200mm, 300mm) Integrated Lithography Clusters (200mm and 300mm) LabSpin 6/8 Delta80 RC/12 RC LabSpin Systems, the smallest coater/developer system for basic applications are offered as table top systems or for integration into a wet bench. The Delta series is the perfect tool for R&D, universities and start-up companies. Gamma, ACS200 Plus, ACS300 Gen2 Highly automated, modular systems for wafers up to 300mm configurable with different modules like: spin/spray coaters, aqueous/solvent developer, primer and temperature stack. LithoFab 200 / LithoPack 300 SUSS Lithography Clusters are integrated coat, bake, expose, develop solutions that especially used in high volume production for unmatched process stability. 23

Coater/Developer - The right Equipment for every Target Market Manual Equipment Automated Equipment Integrated Lithography Clusters LED General Lighting, HB and UHB LED MEMS Computing, Automotive, Medical Applications Advanced Packaging Semiconductor Industry 3D Integration/ Stacking Semiconductor Industry Research and Development 24

Coater/Developer Focus on Growth Markets LED Trend to larger substrate sizes with continued pressure to reduce cost / lumen. Development of dedicated LED lithography equipment to meet technological requirements at best cost of ownership MEMS Trend to 200mm fabrication for mature products and customized solutions for emerging applications Development of specific 200mm lithography solutions plus integration of new technologies (i.e. Spray Coating) Advanced Packaging Thick resist photo lithography is an indispensable element of wafer bumping and advanced wafer level packaging The challenges of photoresist processing in the field of wafer bumping and wafer level packaging requires very carful design of coat, bake and develop modules in order to attain suitable production quality performance Combining the AltaSpray Technology with the SUSS LGO Optics guarantees most effective patterning of high topographies for various applications 25

Coater/Developer Challenges I Spray Coating Resist film tends to tear at the topography edges Goal: Uniform coating of topography Limited control of resist thickness at the bottom of the topography 4µm on top AZ4999, positive resist, 4µm top / 2.2µm sidewall coverage AZ4999, positive resist, 4µm coverage over 200µm deep KOH structure 26

Coater/Developer Challenges II Thick Resist Coating / Developing 3D Coating/ Developing TOK PMER PLA900, positive resist, 10µm lines / 40µm spaces AZ 4999 positive resist, 10µm thickness, 50µm l/s across 200µm deep etched trench, JSR THB151-N, negative acting, 75 micron thick Positive resist on passivation layer, Via size: opening 140µm, depth 120µm Used for image sensor packaging 27

Content I. SUSS MicroTec today II. III. Sternenfels, a Business Location with Potential Our four Product Lines: Mask Aligner Coater/Developer Wafer Bonder Photomask Equipment IV. Strategic Outlook 28

Wafer Bonder Overview Bonding Technologies Thermocompression Bonding Anodic Bonding Fusion Bonding Glass frit bonding Adhesive bonding Voltage Native Oxide Si Glass Frit Si Si Adhesive Si Pyrex Wafer Silicon Wafer Silicon Wafer Silicon Wafer Heat Example: Hydrophilic Bonding Thermal Oxide Eutectic bonding Si Alloy Layer Metall Layer Si Parameters: heat, pressure Processes: eutectic, glass frit, adhesive Wafer material: free of choice Parameters: heat, high voltage Wafer material: Si and Borsilicat glass (PYREX) Parameters: pressure, heat High requirements to the wafer surface Wafer material: free of choice 29

Wafer Bonder Overview Bond Aligner Wafer clamped into transport fixture after alignment Wafer Bonding 30

31 Wafer Bonder A Look at the Inside

Wafer Bonder Product Overview Manual Equipment (Small pieces to 200mm) Semi-Automated and Automated Equipment (up to 200mm) Automated Equipment (200mm and 300mm) SB6L / SB8L SB6e / SB8e Manual Wafer Bonders are designed for R&D, pilot production and low labor cost production environments One chamber designed for all types of bond processes including anodic, glass frit, thermocompression, polymer and adhesive bonding offers ultimate flexibility CB200M CBC200 Semi-Automated Wafer Bonders allow for high Performance Wafer Bonding Achieve unmatched pressure uniformity, alignment stability and thermal performance with the CB200M wafer bonder for MEMS, 3D stacking and LED bonding applications. XBC300 Automated Permanent & Temporary Wafer Bonding Systems are designed for volume production. Wide selection of process modules for permanent and temporary bonding allows for greater flexibility High throughput with smallest footprint 32

Substrate Bonder - The right Equipment for every Target Market Manual Equipment Semi-Automated Equipment Bond Cluster LED General Lighting, HB and UHB LED MEMS Computing, Automotive, Medical Applications Advanced Packaging Semiconductor Industry 3D Integration/ Stacking Semiconductor Industry Research and Development 33

Substrate Bonder Focus on Growth Markets CMOS Image Sensors (Permanent Bonding: Si-Si, Si-Glass) Driven by mobile device market and e-mobility LED (Permanent Bonding: Metal-Metal, e.g. Au-Au, Temporary Bonding and Debonding in R&D) Driven by the digital lifestyle and the trend to increase energy efficiency MEMS (Permanent Bonding) MEMS production relies on permanent bonding technologies for the capping layer Trend from Glas-Silicon to Metal-Metal, e.g. Al-Ge Development of new bonding chamber designed for new MEMS applications (up to 90 kn bond force) Automated platform with 6 modules for high volume throughput (CBC200) 3D-Integration (Temporary Bonding and Debonding, Permanent Bonding: Metal-Metal, e.g. Cu-Cu, Cu-Sn) Open-Platform-Strategy allows SUSS MicroTec to serve different applications/customers with the same platform SUSS MicroTec supports all currently available temporary bonding and debonding technologies 34

Overview on Temporary (De-Bonding): Traditional vs. New Processes New Trend: Mechanical Room Temperature Release / Release Layer Approaches Material made by ZoneBOND SUSS XBC300 Traditional Methods: Thermal Slide Laser Release WaferBOND Wafer Support System HD-3007 35

Overview on Temporary Bonding and Debonding: Traditional Slide and Laser Debond vs. New Peel-Off Processes New Room Temperature / Peel-Off Debonding that meet 3D-IC requirments Traditional Thermal Slide and Laser Debonding 36

Challenges of 3D- Integration Source: Yole Developpement 37

Content I. SUSS MicroTec today II. III. Sternenfels, a Business Location with Potential Our four Product Lines: Mask Aligner Coater/Developer Wafer Bonder Photomask Equipment IV. Strategic Outlook 38

Photomask Manufacturing Process 1. Chrome blank production 2. Resist coating 3. Baking process of coated blank Resist Chromium Coating 10.Resist stripping + pre cleaning to remove resist from chrome surface Solvent or acid based stripper 4. Pattern Data from Customer 5. Maskshopcreates instruction set for direct writing equipment 6. Exposure by laser or electron beam writing equipment to create latent image on PhotomaskBlank 7. Post Exposure Bake to fix the latent image Post Exp. Bake 11.Metrology 12.Inspection for defects 13.Repair of defects 14.Final Cleaning Stripping Stripped Resist 8. Develop Blank Solvent or alkaline based developer Acid and alkaline based cleaning media to remove resist in exposed area Developing Developed Resist Cleaning 9. Etch chrome Acid based etch media to transfer exposed pattern from resist to chrome Etched Chrome 15.Pellicle mounting to protect active layer from particles 16.Final Inspection Etching 39

Mask Manufacturing Products Mask Blanks Patterned Mask Manufacturing Process Pellicle Clean / Back side Cleaning Sputtering Photoresist Coat/Bake Lithography Bake Develop Dry Etch/ Wet Etch Strip Clean Dry Inspection Repair Final Cleaning Pellicle Mount ASC 5500 MaskTrack MaskTrack Pro HMx Square HMx Square ASC 5500 MaskTrack MaskTrack Pro APB 5500 ASR 500 APB 5500 MaskTrack MaskTrack Pro HMx Square ASP 5000 MaskTrack MaskTrack Pro HMx Square ASP 5500 MaskTrack HMx Square ASC 5500 MaskTrack MaskTrack Pro ASC 5500 MaskTrack MaskTrack Pro SUSS MicroTec Photomask Equipment is installed and operates in every single merchant and captive mask shop around the world. 40

Photomask Equipment Product Overview 250 nm to 90 nm > 90-32nm < 32 nm ASx Series HMx Series MaskTrack MaskTrack Pro The ASx Series is the photomask processing platform for 250nm to 90nm technology nodes. HMx is manually operated and enables processing of small series or pilot production of special substrates. MaskTrack is a multi-purpose, fully-automated platform for imprint mask cleaning and critical photomask processing; Post Exposure Bake, Develop, Strip and Clean. MaskTrack Pro was designed to balance the most stringent conditions of 193i 22nm hp DPT, Extreme Ultraviolet Lithography and Nano-Imprint Lithography processing with innovative techniques to maximize mask performance. 41

Photomask Equipment - Challenges 193i DPT Challenges EUVL Challenges Cleaning Requirements Pellicle adhesive removal CD, phase & overlay stability Haze prevention Pattern fragility Electrostatic Surface layer integrity Mask lifetime Mask availability Vacuum compatibility Carbon deposition CD & overlay stability Pattern fragility Surface layer integrity Heat sensitivity of mirror stack Mask lifetime Mask availability Backside particles 100% removal of sub -20nm particles No residual ions or moisture Minimum change to optical properties of surface layers Highest first -pass cleaning yield Zero ESD, Galvanic erosion or Electric field material migration No pattern damage (incl. SRAF) Precise removal of carbon deposition Zero damage to mirror stack or absorber 42

Lithography Driving Mask Challenges MaskTrack 90-32nm MaskTrack Pro sub 32nm Logic DRAM Glue, Phase, Ions, ESD, SRAF s, CD s, CLE 193 Immersion NAND Flash Glue, Phase, Ions, ESD, SRAF s, CD s, Overlay, CLE 193i DPT Mirror, Capping & Absorber, Backside, Vacuum, CD s, CLE NIL EUVL 193i DPT NGL Source: ASML, SUSS MicroTec 43

Company Presentation February 2011 Site Visit 44

Content I. SUSS MicroTec today II. III. Sternenfels, a Business Location with Potential Our four Product Lines: Mask Aligner Coater/Developer Wafer Bonder Photomask Equipment IV. Strategic Outlook 45

Market Forecasts I Source: Yole Developpement 46

Market Forecasts II Source: Yole Developpement 47

Guidance Guidance FY 2011e: Q3 2011e: - Sales of more than 170 million - EBIT-margin 10% 15% - Order Intake 30 40 million - Sales of approx. 35 40 million 48

Investment case Strong competitive positioning: first or second in the target markets Expansion of the solid financial situation and increasing profitability Strong fundamental growth in target markets Significant mid term revenue opportunity Evolve to a leading company in the semiconductor backend, enabling 3D integration while supporting Moore s Law as well as More than Moore Participate in the consolidation of the backend 49

Company Presentation February Thank you! 2011 50