Experiment # (6) ASK demodulator

Similar documents
Experiment # (4) AM Demodulator

OPERATIONAL AMPLIFIERS. o/p

LM1596 LM1496 Balanced Modulator-Demodulator

Experiment 3: Double Sideband Modulation (DSB)

LM 358 Op Amp. If you have small signals and need a more useful reading we could amplify it using the op amp, this is commonly used in sensors.

Electronics. Discrete assembly of an operational amplifier as a transistor circuit. LD Physics Leaflets P

PCM Encoding and Decoding:

ANADOLU UNIVERSITY DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING

Frequency Response of Filters

Fundamentals of Power Electronics. Robert W. Erickson University of Colorado, Boulder

Oscilloscope, Function Generator, and Voltage Division

Pulse Width Modulation (PWM) LED Dimmer Circuit. Using a 555 Timer Chip

Precision Diode Rectifiers

Lab 5 Operational Amplifiers

Laboratory 4: Feedback and Compensation

Operating Manual Ver.1.1

0HDVXULQJWKHHOHFWULFDOSHUIRUPDQFH FKDUDFWHULVWLFVRI5),)DQGPLFURZDYHVLJQDO SURFHVVLQJFRPSRQHQWV

AM Receiver. Prelab. baseband

The front end of the receiver performs the frequency translation, channel selection and amplification of the signal.

Signal Processing in So.ware and Electric Field Sensing

Making Accurate Voltage Noise and Current Noise Measurements on Operational Amplifiers Down to 0.1Hz

LABORATORY 2 THE DIFFERENTIAL AMPLIFIER

Basic Op Amp Circuits

DIODE CIRCUITS LABORATORY. Fig. 8.1a Fig 8.1b

Lab 3 Rectifier Circuits

Reading: HH Sections , (pgs , )

Transistor Characteristics and Single Transistor Amplifier Sept. 8, 1997

The full wave rectifier consists of two diodes and a resister as shown in Figure

FREQUENCY RESPONSE ANALYZERS

Diode Applications. As we have already seen the diode can act as a switch Forward biased or reverse biased - On or Off.

MATRIX TECHNICAL NOTES

electronics fundamentals

A Low Frequency Adapter for your Vector Network Analyzer (VNA)

Physics 120 Lab 6: Field Effect Transistors - Ohmic region

Vi, fi input. Vphi output VCO. Vosc, fosc. voltage-controlled oscillator

Improvements of Reliability of Micro Hydro Power Plants in Sri Lanka

Department of Electrical and Computer Engineering Ben-Gurion University of the Negev. LAB 1 - Introduction to USRP

Physics 623 Transistor Characteristics and Single Transistor Amplifier Sept. 13, 2006

13. Diode Rectifiers, Filters, and Power Supplies

SIMPLE HEART RATE MONITOR FOR ANALOG ENTHUSIASTS

Op Amp Circuit Collection

Massachusetts Institute of Technology Department of Electrical Engineering and Computer Science Electronic Circuits Spring 2007

Low Cost Pure Sine Wave Solar Inverter Circuit

ICL8038. Features. Precision Waveform Generator/Voltage Controlled Oscillator. Ordering Information. Pinout. Functional Diagram

Lock - in Amplifier and Applications

A Low-Cost VCA Limiter

Lab 7: Operational Amplifiers Part I

LABORATORY 10 TIME AVERAGES, RMS VALUES AND THE BRIDGE RECTIFIER. Bridge Rectifier

The Effective Number of Bits (ENOB) of my R&S Digital Oscilloscope Technical Paper

Introduction to Receivers

The 2N3393 Bipolar Junction Transistor

Apprentice Telecommunications Technician Test (CTT) Study Guide

css Custom Silicon Solutions, Inc.

EXPERIMENT NUMBER 8 CAPACITOR CURRENT-VOLTAGE RELATIONSHIP

FEATURES DESCRIPTION APPLICATIONS BLOCK DIAGRAM. PT2248 Infrared Remote Control Transmitter

Study Guide for the Electronics Technician Pre-Employment Examination

Properties of electrical signals

unit : mm With heat sink (see Pd Ta characteristics)

= V peak 2 = 0.707V peak

SIGNAL GENERATORS and OSCILLOSCOPE CALIBRATION

Use and Application of Output Limiting Amplifiers (HFA1115, HFA1130, HFA1135)

Diode Circuits. Operating in the Reverse Breakdown region. (Zener Diode)

Experiment 2 Diode Applications: Rectifiers

Signal Limiter for Power Amplifiers

DATA SHEET. TDA8560Q 2 40 W/2 Ω stereo BTL car radio power amplifier with diagnostic facility INTEGRATED CIRCUITS Jan 08

THE BASICS OF PLL FREQUENCY SYNTHESIS

Modulation and Demodulation

LogicLab s.r.l Via della valle Carate Brianza (MI) Tel Fax

See Horenstein 4.3 and 4.4

FREQUENCY CONTROLLED AC MOTOR DRIVE

OBJECTIVE QUESTIONS IN ANALOG ELECTRONICS

Inductors in AC Circuits

Transistor Amplifiers

XR-2206 Monolithic Function Generator

Programmable Single-/Dual-/Triple- Tone Gong SAE 800

EET272 Worksheet Week 9

EXPERIMENT NUMBER 5 BASIC OSCILLOSCOPE OPERATIONS

Operational Amplifiers

3-Phase Synchronous PWM Controller IC Provides an Integrated Solution for Intel VRM 9.0 Design Guidelines

Noise Free 90+ for LCD TV AC Adapter Desk Top. 96% x 96% = 92.16% Champion Microelectronic. 96+ Interleaved CRM PFC CM6565 PFC & PFC PWM PWM

Electrical Resonance

Lecture 27: Mixers. Gilbert Cell

Timing Errors and Jitter

FREQUENCY RESPONSE OF AN AUDIO AMPLIFIER

Analog & Digital Electronics Course No: PH-218

AMZ-FX Guitar effects. (2007) Mosfet Body Diodes. Accessed 22/12/09.

Eliminate Ripple Current Error from Motor Current Measurement

Laboratory Manual and Supplementary Notes. CoE 494: Communication Laboratory. Version 1.2

VOLTAGE-TO-FREQUENCY CONVERTER

PLL frequency synthesizer

Diode Applications. by Kenneth A. Kuhn Sept. 1, This note illustrates some common applications of diodes.

DATA SHEET. TDA1518BQ 24 W BTL or 2 x 12 watt stereo car radio power amplifier INTEGRATED CIRCUITS

TS1005 Demo Board COMPONENT LIST. Ordering Information. SC70 Packaging Demo Board SOT23 Packaging Demo Board TS1005DB TS1005DB-SOT

Designing Stable Compensation Networks for Single Phase Voltage Mode Buck Regulators

Content Map For Career & Technology

The VOLTECH HANDBOOK of PWM MOTOR DRIVES. Andrew Tedd

The D.C Power Supply

FX604. CML Semiconductor Products. V23 Compatible Modem. 1.0 Features. 1200/75 bits/sec Full Duplex V23 compatible Modem with:

Transcription:

Islamic University of Gaza Faculty of Engineering Electrical Department Experiment # (6) ASK demodulator Digital Communications Lab. Prepared by: Eng. Mohammed K. Abu Foul Experiment Objectives: 1. To understand the operation theory of ASK demodulation. 2. To understand the operation theory of ASK asynchronous detector 3. To implement the operation theory of ASK synchronous detector. 4. To understand the methods of testing and adjusting the ASK demodulation circuit. Experiment theory: In experiment 5, we have mentioned that we need a modulator to modulate the data to a high carrier frequency, so that the signal can be transmitted effectively. Therefore, for receiver, we must convert the digital signal back to the modulating signal. Figure 6.1 shows the theoretical diagram of ASK demodulation. There are two methods to design the ASK demodulator, which are asynchronous detector and synchronous detector. We will discuss these two types of ASK demodulator in this experiment. Figure 6.1 Theoretical diagram of ASK demodulation 1

1. Asynchronous ASK detector: Figure 6.2 is the block diagram of asynchronous ASK detector. This structure is a typical asynchronous ASK detector. When the ASK signal pass through the rectifier, we can obtain the positive half wave signal. After that the signal will pass through a low-pass filter and obtain an envelop detection. Then get rid of the DC signal, the digital signal will be recurred. Figure 6.3 is the circuit diagram of asynchronous ASK detector, which R1, R2, and µa741 comprise an inverting amplifier to amplify the input signal. Then D1 is the rectifying diode to make the modulation signal passes through D1 half wave rectifier. R3 and C1 comprise a lowpass filter. µa741, VR1, D2, R4 and C2 comprise a comparator, therefore, the output terminal can demodulate the digital demodulated signal. Figure 6.2 Block diagram of asynchronous ASK detector Figure 6.3 Circuit diagram of ASK asynchronous detector 2. Synchronous ASK detector: We have mentioned before that we can use synchronous detector to design the ASK demodulation. This experiment utilizes the structure of square-law detector and the block diagram is shown in figure 6.4. let XASK(t) be the ASK modulated signal, which is: X ASK (t) = A i cos(w c t+ø o ); 0 t T, i=1,2,,m (6.1) In equation (6.1), the values of amplitude Ai have M types of possible change, the ωc and Фo denote the cutoff frequency and phase constant, respectively. 2

When we input the ASK modulated signal to the two input terminals of balance modulator, then the output signal of balanced modulator can be expressed as: (6.2) Where 0 t T, i=1,2,,m Figure 6.4 Basic block diagram of ASK demodulator Figure 6.5 Internal circuit diagram of MC1496 balanced modulator 3

Figure 6.6 Circuit diagram of ASK synchronous detector Where K represents the gain of the balanced modulator. The first term of equation (6.2) is the data signal amplitude and the second term is the 2nd harmonic of the modulated signal. From the output signal Xout(t), if the first data signal amplitude receives the demodulated ASK signal, this means that the data signal can be recovered correctly. In this experiment, we utilize MC1496 balanced modulator to design the square-law detector as shown in figure 6.5. Figure 6.5 is the internal circuit diagram of MC1496 balanced modulator (readers may refer to the circuit diagram in experiment 5). Figure 6.6 is the circuit diagram of synchronous ASK detector. In figure 6.6, Q1, C1, C2, R2, R3 and R4 comprise an emitter follower. VR1 controls the input ranges of modulated ASK signal and the output signal of MC1496 (PIN 12) is shown in equation (6.2). The C9, C11 and R13 comprise a low-pass filter, which the objective is to remove the 2nd harmonic of modulated ASK signal as shown in the second term in equation (6.2). The first term in the equation (6.2) is the data signal amplitude part, which can be recovered by using the comparator and voltage limiter comprised by µa741, VR2, D1 and Dz. 4

Experiment items: Experiment 1: Asynchronous ASK detector (XR2206) 1. Use the ASK modulator in experiment 5 with R 1 = 1 kω (as shown in figure 5.3) or refer to figure DCS11-1 on ETEK DCS-6000-06 module to produce the amplitude modulated signal as the modulated ASK signal input. Let J2 be short circuit and J3 be open circuit. 2. At the data signal input terminal (Data I/P) in figure DCS11-1, input 5 V amplitude and 100 Hz TTL signal. 3. Connect the ASK signal output terminal (ASK O/P) in figure DCS11-1 to the signal input terminal of the asynchronous ASK detector (ASK I/P) in figure DCS12-1. 4. Adjust the variable resistor VR1 in figure DCS12-1 to obtain the optimum reference level of the comparator. By using oscilloscope, observe on the output signal waveform of the negative feedback amplifier (), demodulated signal output port (), comparator reference level () and the digital signal output port (). Finally, record the measured results in table 6.1. 5. According to the input signal in table 6.1, repeat step 2 to step 4 and record the measured results in table 6.1. 6. Use the ASK modulator in experiment 5 with R 1 = 510 Ω (as shown in figure 5.3) or refer to figure DCS11-1 on ETEK DCS-6000-06 module to produce the amplitude modulated signal as the modulated ASK signal input. Let J2 be open circuit and J3 be short circuit. 7. According to the input signal in table 6.2, repeat step 2 to step 4 and record the measured results in table 6.2. Experiment 2: Asynchronous ASK detector (MC1496). 1. Use the ASK modulator in experiment 5 (as shown in figure 5.6) or refer to figure DCS11-2 on ETEK DCS-6000-06 module to produce the amplitude modulated signal as the modulated ASK signal input. 2. At the data signal input terminal (Data I/P) in figure DCS11-2, input 5 V amplitude and 100 Hz TTL signal. At the carrier signal input terminal (Carrier I/P) input 400 mv amplitude and 20 khz sine wave frequency. 3. Adjust VR1 of ASK modulator in figure DCS11-2 and observe in the modulated ASK signal before the signal occurs distortion, then slightly adjust VR2 to avoid the asymmetry of the signal to obtain the optimum output waveform of modulated ASK signal (ASK O/P). 4. Connect the ASK signal output terminal (ASK O/P) in figure DCS11-2 to the signal input terminal of the asynchronous Ask detector (ASK I/P) in figure DCS12-1. 5. Adjust the variable resistor VR1 in figure DCS12.1 to obtain the optimum reference level of the comparator. By using oscilloscope, observe on the output signal waveforms of the negative feedback amplifier (), demodulated signal output port (), comparator reference level () and the digital signal output port (). Finally, record the measured results in table 6.3. 5

6. According to the input signal in table 6.3, repeat step 3 to step 5 and record the measured results in table 6.3. 7. At the data signal input terminal (Data I/P) in figure DCS11-2, input 5V amplitude and 100 Hz TTL signal. At carrier signal input terminal (Carrier I/P), input 400 mv amplitude and 100 khz sin wave frequency. 8. According to the input signal in table 6.4, repeat step 3 and step 5 and record the measured results in table 6.4. Experiment 3: Synchronous ASK detector 1. Use the ASK modulator in experiment 5 (as shown in figure 5.6) or refer to figure DCS11-2 on ETEK DCS-6000-06 module to produce the amplitude modulated signal as the modulated ASK signal input. 2. At the data signal input terminal (Data I/P) in figure DCS11-2, input 5 V amplitude and 1 khz TTL signal. At the carrier signal input terminal (Carrier I/P) input 400 mv amplitude and 100 khz sine wave frequency. 3. Adjust VR1 of ASK modulator in figure DCS11-2 and observe in the modulated ASK signal before the signal occurs distortion, then slightly adjust VR2 to avoid the asymmetry of the signal to obtain the optimum output waveform of modulated ASK signal (ASK O/P). 4. Connect the ASK signal output terminal (ASK O/P) in figure DCS11-2 to the signal input terminal of the synchronous Ask detector (ASK I/P) in figure DCS12-2. 5. By using oscilloscope and switching to DC channel, then adjust VR2 of figure DCS12-2 to obtain the optimum comparator reference voltage. Then observe on the output signal waveforms of the emitter follower (), balanced modulator (), comparator () and data signal output port (). Finally, record the measured results in table 6.5. If the signal output waveform occurs distortion, then slightly adjust VR1. 6. According to the input signal in table 6.5, repeat step 3 to step 5 and record the measured results in table 6.5. 7. At the data signal input terminal (Data I/P) in figure DCS11-2, input 5V amplitude and 1 khz TTL signal. At carrier signal input terminal (Carrier I/P), input 400 mv amplitude and 40 khz sin wave frequency. 8. According to the input signal in table 6.6, repeat step 3 and step 5 and record the measured results in table 6.6. 6

Measured results: Table 6-1 Measured results of ASK demodulator by using asynchronous detector. (2206 IC, J2 SC, J3 OC) Data signal frequencies Data I/P ASK O/P F data = 100 Hz Data I/P ASK O/P F data = 500 Hz 7

Table 6-2 Measured results of ASK demodulator by using asynchronous detector. (2206 IC, J2 OC, J3 SC) Data signal frequencies Data I/P ASK O/P F data = 100 Hz Data I/P ASK O/P F data = 500 Hz 8

Table 6-3 Measured results of ASK demodulator by using asynchronous detector. (MC 1496, V c = 400 mv, f c = 20 khz) Data signal frequencies Data I/P ASK O/P F data = 100 Hz Data I/P ASK O/P F data = 500 Hz 9

Table 6-4 Measured results of ASK demodulator by using asynchronous detector. (MC 1496, V c = 400 mv, f c = 100 khz) Data signal frequencies Data I/P ASK O/P F data = 100 Hz Data I/P ASK O/P F data = 500 Hz 11

Table 6-5 Measured results of ASK demodulator by using synchronous detector. (MC 1496, V c = 400 mv, f c = 100 khz) Data signal frequencies Data I/P ASK O/P F data = 1 khz Data I/P ASK O/P F data = 5 khz 11

Table 6-6 Measured results of ASK demodulator by using asynchronous detector. (MC 1496, V c = 400 mv, f data = 1 khz) carrier signal frequencies Data I/P ASK O/P 40 khz Data I/P ASK O/P 70 khz 12