ACOT TM Stability Testing

Similar documents
DC/DC converter testing with Fast Load Transient

Input and Output Capacitor Selection

Harmonics and Noise in Photovoltaic (PV) Inverter and the Mitigation Strategies

Designing Stable Compensation Networks for Single Phase Voltage Mode Buck Regulators

Understanding Power Impedance Supply for Optimum Decoupling

Design A High Performance Buck or Boost Converter With Si9165

Testing a power supply for line and load transients

Single-Stage High Power Factor Flyback for LED Lighting

Application Note, Rev.1.0, September 2008 TLE8366. Application Information. Automotive Power

Inrush Current. Although the concepts stated are universal, this application note was written specifically for Interpoint products.

3-Phase Synchronous PWM Controller IC Provides an Integrated Solution for Intel VRM 9.0 Design Guidelines

Power supply output voltages are dropping with each

Switch Mode Power Supply Topologies

Laboratory 4: Feedback and Compensation

Datasheet. 2A 380KHZ 20V PWM Buck DC/DC Converter. Features

National Semiconductor Power Products - Seminar 3 (LED Lighting)

Current Loop Tuning Procedure. Servo Drive Current Loop Tuning Procedure (intended for Analog input PWM output servo drives) General Procedure AN-015

Keywords: input noise, output noise, step down converters, buck converters, MAX1653EVKit

José A. Cobos, Pedro Alou Centro de Electrónica Industrial (CEI)

Output Ripple and Noise Measurement Methods for Ericsson Power Modules

Application Note AN- 1095

MP2259 1A, 16V, 1.4MHz Step-Down Converter

VICOR WHITE PAPER. The Sine Amplitude Converter Topology Provides Superior Efficiency and Power Density in Intermediate Bus Architecture Applications

IBIS for SSO Analysis

Introduction to SMPS Control Techniques

Considering the effects of UPS operation with leading power factor loads

AN-1733 Load Transient Testing Simplified

Preliminary Datasheet

Design of a TL431-Based Controller for a Flyback Converter

Positive Feedback and Oscillators

LM1084 5A Low Dropout Positive Regulators

Constant Current Control for DC-DC Converters

Transmission Line Terminations It s The End That Counts!

AC/DC Power Supply Reference Design. Advanced SMPS Applications using the dspic DSC SMPS Family

Create Colorful and Bright LED Light with an LED Matrix Dimmer

Push-Pull FET Driver with Integrated Oscillator and Clock Output

Op-Amp Simulation EE/CS 5720/6720. Read Chapter 5 in Johns & Martin before you begin this assignment.

Slide 1 / 26. Inductance by Bryan Pflueger

High Performance ZVS Buck Regulator Removes Barriers To Increased Power Throughput In Wide Input Range Point-Of-Load Applications

RGB Wall Washer Using ILD4035

Eliminating Parasitic Oscillation between Parallel MOSFETs

Capacitor Ripple Current Improvements

Variable Frequency Drives - a Comparison of VSI versus LCI Systems

Fairchild On-Line Design Tool: Power Supply WebDesigner Step-by-Step Guide

MP A, 50V, 1.2MHz Step-Down Converter in a TSOT23-6

Bridgeless PFC Implementation Using One Cycle Control Technique

MIC General Description. Features. Applications. Typical Application. 4MHz Internal Inductor PWM Buck Regulator with HyperLight Load

Design and Construction of Variable DC Source for Laboratory Using Solar Energy

Lecture 24. Inductance and Switching Power Supplies (how your solar charger voltage converter works)

Line Reactors and AC Drives

Design of an Auxiliary Power Distribution Network for an Electric Vehicle

User Guide #0602. User Guide for IRDC3624 Evaluation Board using IRF8910 SO-8, dual MOSFET and 2x 22µF ceramic output capacitors.

Bi-directional Power System for Laptop Computers

Designers Series XII. Switching Power Magazine. Copyright 2005

Module 11: Conducted Emissions

AVX EMI SOLUTIONS Ron Demcko, Fellow of AVX Corporation Chris Mello, Principal Engineer, AVX Corporation Brian Ward, Business Manager, AVX Corporation

Series AMLDL-Z Up to 1000mA LED Driver

Step Response of RC Circuits

Power Electronic Circuits

Copyright 2011 Linear Technology. All rights reserved.

High Frequency True PWM Dimming White LED Driver MP3304 and MP3305

The leakage inductance of the power transformer

U-97 APPLICATION NOTE MODELLING, ANALYSIS AND COMPENSATION OF THE CURRENT-MODE CONVERTER Abstract

Programmable Single-/Dual-/Triple- Tone Gong SAE 800

Creating a Usable Power Supply from a Solar Panel

Current Ripple Factor of a Buck Converter

Experiment #11: LRC Circuit (Power Amplifier, Voltage Sensor)

Application of network analyzer in measuring the performance functions of power supply

DC/DC power modules basics

Study Guide for the Electronics Technician Pre-Employment Examination

FAN5346 Series Boost LED Driver with PWM Dimming Interface

Understanding the Terms and Definitions of LDO Voltage Regulators

Power Supplies. 1.0 Power Supply Basics. Module

EXPERIMENT NUMBER 5 BASIC OSCILLOSCOPE OPERATIONS

DN05034/D. Enhanced PWM LED Dimming DESIGN NOTE

A Simple Current-Sense Technique Eliminating a Sense Resistor

7-41 POWER FACTOR CORRECTION

Conducted EMI filter design for SMPS

Pulse Width Modulation (PWM) LED Dimmer Circuit. Using a 555 Timer Chip

Article from Micrel. A new approach to the challenge of powering cellular M2M modems By Anthony Pele Senior Field Applications Engineer, Micrel

Use and Application of Output Limiting Amplifiers (HFA1115, HFA1130, HFA1135)

ULRASONIC GENERATOR POWER CIRCUITRY. Will it fit on PC board

LM5001 High Voltage Switch Mode Regulator

Design and Simulation of Soft Switched Converter Fed DC Servo Drive

Features. 3.3V,100mA 0.85V. COUT 4.7μF. Skyworks Solutions, Inc. Phone [781] Fax [781]

Selecting IHLP Composite Inductors for Non-Isolated Converters Utilizing Vishay s Application Sheet

3-Phase DC Brushless Motor Pre-Drivers Technical Information NJM2625A

Chapter 4. LLC Resonant Converter

EMI Conducted Interference

Conducted EMI Issues in a Boost PFC Design

RLC Resonant Circuits

MC13783 Buck and Boost Inductor Sizing

Technical Note #3. Error Amplifier Design and Applications. Introduction

LD7550-B. Green-Mode PWM Controller. General Description. Features. Applications. Typical Application. REV: 01a 12/22/2006 LD7550-B

LM1770 Low-Voltage SOT23 Synchronous Buck Controller With No External Compensation

Application Note SAW-Components

Simple PWM Boost Converter with I/O Disconnect Solves Malfunctions Caused when V OUT <V IN

Application Note AN:005. FPA Printed Circuit Board Layout Guidelines. Introduction Contents. The Importance of Board Layout

28 Volt Input - 40 Watt

HIGH VOLTAGE POWER SUPPLY FOR ELECTRO-OPTICS APPLICATIONS

Transcription:

ACOT TM Stability Testing Application Note September 2013 Abstract ACOT (Advanced Constant ON Time) Buck converters are non-linear hysteretic topology converters. Evaluating these converters using classical Bode Plot open loop gain-phase measurement may yield inaccurate results and can lead to incorrect conclusions. When checking the stability of ACOT converters, Richtek recommends stepload transient testing in time domain rather than open loop gain/phase measurements. This application note describes the background, measurement methods and acceptance criteria for proper stability testing of these converters. Included are explanations of the design and measurement tools, waveform analysis, examples and precautions when performing fast step-load measurements. CONTENTS 1. Introduction... 2 2. ACOT Buck converter stability boundaries... 4 3. ACOT stability design tool... 5 4. ACOT Buck converter stability testing... 6 5. Practical measurement setup... 6 6. Precautions when making very fast load step measurements... 9 7. Summary... 9 Release History: August 2013: Preliminary release with design tool V1.0 September 2013: Release with design tool V1.1 (damping factor formula correction) ACOT is a trade mark of Richtek Technology Corporation 1

1. INTRODUCTION ACOT Buck converters are non-linear hysteretic topology control systems. ACOT converters make use of an internally generated ripple signal, which is added to the ripple and the DC level from the converter output. These are summed and then compared with an internal reference. When this sum drops below the reference, the comparator triggers the ON time One-Shot generator. See figure 1. FIGURE 1: ACOT BUCK CONVERTER CONTROL MECHANISM AND OPERATION In an ACOT control system, the output feedback voltage does not provide a linearly changing signal like it does in current mode converters, but rather a dynamically changing modulation signal for the hysteretic control mechanism. As a result, conventional open loop phase margin analysis (performed by inserting a sweep signal between the output and the feedback network) interfere with the hysteretic control loop and yield results quite different than a standard current mode or voltage mode converter. Conclusions based on these conventional measurements may be incorrect. See examples in figure 2 below: Open Loop gain/phase of Current Mode system (left) vs. ACOT system (right). FIGURE 2: OPEN LOOP GAIN/PHASE SIMULATION OF CURRENT MODE AND ACOT CONVERTERS SHOW VERY DIFFERENT RESULTS 2

However, ACOT converters may be mathematically analyzed in frequency domain by calculating their closed loop response: This is done by adding the sine-wave sweep signal to the control input (at Vref) and viewing the Bode plot of the output voltage versus control input as shown in figure 3. FIGURE 3: CLOSED LOOP MEASUREMENT OF ACOT BUCK CONVERTER This method of calculating the closed loop response of ACOT provides accurate results, because the sweep insertion signal is added to a stable DC control signal and therefore does not interfere with the dynamically changing modulation signals. The results are very comparable to that of Current Mode converters, as shown in examples in figure 4: Closed Loop Gain/Phase of Current Mode (left) vs. ACOT (right). FIGURE 4: CLOSED LOOP GAIN/PHASE SIMULATION OF CURRENT MODE AND ACOT CONVERTERS SHOW SIMILAR GAIN AND PHASE CURVES In closed loop mathematical analysis, the system stability can be found by observing the closed loop response. Flat gain response is considered stable (critically damped or over-damped response), while severe peaking in the gain with abruptly decreasing phase around resonance frequency (under-damped response) corresponds to low phase margin in the system open loop gain. See figure 5: Examples of Closed Loop gain/phase with various damping factors. Very low damping factor ξ will correspond with low phase margin. To secure an open loop phase margin above 45 o, the closed loop damping factor ξ should be > 0.43. FIGURE 5: CLOSED LOOP GAIN-PHASE WITH VARIOUS DAMPING FACTORS (BASED ON 800KHZ CURRENT MODE BUCK CONVERTER) 3

2. ACOT BUCK CONVERTER STABILITY BOUNDARIES Conventional Constant On Time (COT) Buck converters need a feedback signal that is in phase with the inductor current for stability. It is for this reason that conventional COT converters use output capacitors with some minimum ESR, because this ESR output ripple is in phase with the inductor current. When using very low ESR output capacitors, the ESR output ripple becomes too small to be useful and the remaining feedback signal has too much phase delay. The result is instability and oscillation. ACOT converters overcome this limitation because they utilize an internal ripple generator which is in phase with inductor current and is added to the feedback signal. This permits the use of very low ESR output capacitors, and means that ACOT converters will be stable over a wide range of applications and operating conditions. However, there are some conditions that could result in unstable switching: a. When very small output capacitors (< 5μF) are used, the larger (phase shifted) output ripple may cause sub harmonic instability because the output ripple amplitude is much bigger than internally generated ripple. In normal applications C-out ranges from 22μF ~ 66μF so this is usually not a problem. b. In higher duty-cycle applications (higher output voltages or lower input voltage), the internal ripple signal will increase in amplitude. Before the ACOT converter can react to an output voltage fluctuation, the voltage change on the feedback signal must exceed the internal ripple amplitude. Because of the large internal ripple in this condition, the response may become too slow, and may show an under-damped response. This can cause some ringing in the output, and is especially visible at higher output voltage applications like 12V to 5V where duty-cycle is high and the feedback network attenuation is large, adding to the delay. External components that influence this behavior: - Higher feedback network attenuation (higher output voltage applications) will make it worse - Larger output capacitance will make it worse because output fluctuations are also smaller and delayed - Larger inductor values will make it worse because the energy the system can deliver in one Ton period is lowered For these applications, adding a feed-forward capacitor (C ff) across the upper feedback resistor is recommended. This increases the damping of the control system. See figure 6 below. FIGURE 6: ACOT TM CONVERTER SCHEMATIC. FEED-FORWARD CAPACITOR CFF CAN BE USED TO INCREASE SYSTEM DAMPING The Recommended Application Components table in the ACOT device datasheet will show typical values for C ff that will result in stable operation. For optimal stability and total application verification, Richtek has developed a design tool that can help determining the optimal value for C ff. 4

3. ACOT STABILITY DESIGN TOOL The ACOT stability design tool can be used to calculate the optimal value of the feed-forward capacitor C ff for any ACOT Buck converter application. Please download the ACOT stability design tool from the Richtek website. After entering the application parameters, (ACOT device, input & output voltage, output capacitance and ESR, inductor value), the tool will first calculate the feedback resistors, and then the control system closed loop response without feed-forward capacitor. It will then determine the optimal C ff value for best system damping. The user can select different feed-forward capacitor values and see the impact on closed loop response. The damping factor ξ will be calculated and can be used to judge the overall converter stability. Figure 7: Circuit parameter fields. This example is a 5V application with 80μF of ceramic output capacitors. For this application, the designer will need to add some feed-forward capacitance. FIGURE 7 FIGURE 8 Figure 8: Calculation of the feedback network and damping factor ξ without and with C ff. Optimal value for C ff is 180pF, which will result in a damping factor > 0.707. When using C ff = 68pF, the damping factor will be 0.509, which is slightly under-damped condition, but provides sufficient stability margin. The tool will plot the gain&phase for both conditions. FIGURE 9: CLOSED LOOP GAIN WITHOUT CFF (LEFT) AND WITH CFF = 68PF (RIGHT) 5

4. ACOT BUCK CONVERTER STABILITY TESTING Although ACOT converters can be mathematically analyzed by closed loop calculation, this method cannot be used for practical testing, because the converter control input (Vref) is not accessible from outside the IC. However because of the relation between frequency domain closed loop damping factor and time domain load transient characteristics, ACOT converter stability can be readily measured by applying fast load steps and observing the resulting output voltage fluctuation. Figure 10 at the left shows a buck converter output voltage fluctuation during a fast load step transient with differing damping factors (ξ). It is apparent that the transient output voltage during a step-load will show different behavior based on the dampening factor used: A system with sufficient damping (blue waveform) will not show any ringing, and the output voltage will smoothly move to its final value. This correlates with a very good phase margin, in this case ~ 75 o. When the damping factor is lowered, ringing starts to appear in the transient response (green waveform) and the correlated phase margin is low but acceptable for most applications at 46 o. As the dampening factor is reduced further, ringing increases and phase margin erodes. (Red waveform) FIGURE 10: ACOT BUCK CONVERTER OUTPUT VOLTAGE DURING LOAD STEP For ACOT converters, damping factors of > 0.43 are acceptable, and a damping factor > 0.50 will guarantee stability including device tolerances. This means that output voltage may show some slight ringing, which quickly damps out in < 1.5 cycles. 5. PRACTICAL MEASUREMENT SETUP To check stability via a fast load transient, a load step with a speed that exceeds the converter bandwidth must be applied. For ACOT, loop bandwidth can be in the order of 100 ~ 200kHz, so a load step with 500nsec maximum rise time (di/dt 2A/μsec) ensures the excitation frequency is sufficient. (> 300kHz). The actual amplitude of the load step is not critical, generally a current step of 20 ~ 30% of max load is recommended. So for a 3A converter, a 1A peak-peak current step with variable DC value is suitable. For converters with enhanced light load efficiency mode, it is important that the converter operates in PWM mode, outside the light load efficiency range, and below any current limit threshold. For these reasons, a load transient from 1/3 to 2/3 of maximum load is reasonable. 6

Most electronic loads cannot generate very fast load steps. For these cases a simple tool can be used to generate fast load steps. Figure 11 below shows an example of a tool that can be used to generate fast load steps: It consists of a MOSFET switch driven by a pulse generator. The MOSFET switches a resistor to the converter output. Another resistor is connected to the output directly to set the static load condition. FIGURE 11 This tool can create very fast di/dt, (rise times of ~ 50nsec) but these speeds can induce ringing which is not due to converter stability but due to Buck converter input ringing. (supply lines and ceramic input cap, PCB traces etc). Increasing the step-load rise times to ~ 500nsec will reduce this effect. The driving speed of the pulse generator determines the switching speed. To slow down speed, a capacitor can be added at the MOSFET gate to reduce the driving speed. As an extra precaution, a 220μF electrolytic capacitor can be added in parallel with the Buck input capacitor close to the IC, to damp any ringing from input side. To avoid too high power dissipation in the dynamic load resistors, keep the pulse load duty factor low, around 20% or less. Figure 12 shows the typical measurement setup. FIGURE 12 7

Some examples of fast step response measurements are shown below: (Based on RT7277GSP in 5V and 1.8V application) 5V application: 12V 5V, Cout=60μF, L=4.7uH, C ff = 0pF 12V 5V, Cout=60μF, L=4.7uH, C ff = 39pF 12V 5V, Cout=60μF, L=4.7uH, C ff = 82pF 12V 5V, Cout=60μF, L=4.7uH, C ff = 150pF ξ = 0.24 (from design tool) severe under-damped ξ = 0.44 (from design tool) under-damped but OK ξ = 0.65 (from design tool) sufficiently damped: OK ξ > 0.707 (from design tool) (actual ξ value ~ 1.1) Over-damped : Optimal stable 1.8V application: 12V 1.8V, Cout=44μF, L=2.2uH, C ff = 0pF 12V 1.8V, Cout=44μF, L=2.2uH, C ff = 15pF 12V 1.8V, Cout=44μF, L=2.2uH, C ff = 100pF 12V 1.8V, Cout=4.7μF, L=2.2uH, C ff = 0pF ξ = 0.35 (from design tool) under-damped ξ = 0.43 (from design tool) under-damped but OK ξ = 0.64 (from design tool) sufficiently damped: OK ξ = 0.11 (from design tool) Cout too small: sub-harmonic oscillation. Increase Cout. 8

6. PRECAUTIONS WHEN MAKING VERY FAST LOAD STEP MEASUREMENTS During step-load rising edge there will be an output voltage sag effect, where undershoot is mainly determined by the reaction speed of the converter and the max duty-cycle that the converter can achieve. During fast load step falling edge there will be an output soar effect, where the output can show some overshoots because the inductor current cannot ramp down fast enough and charges the output capacitor. Output soar is mainly determined by load step amplitude, inductor value and output capacitance, as the ACOT converter will temporarily go into 0% duty cycle mode. Soar effects are especially visible in low output voltage supplies, where inductor current di/dt is low due to Vo/L is low. These effects should not be mistaken for instability. 1.2V application with large fast step: Blue = Vout, Green = load current Cyan = SW signal 1.2V application large fast step Purple = Inductor current, Green = load current Cyan = SW signal Zoom in to soar effect: The inductor current drops slower than load current, thereby charging the output capacitor V-out shows overshoot at step-load falling edge (the overshoot can vary, depending whether it happens during Ton or Toff) Capture of max soar with inductor current added. Soar on output happens due to slow discharge of inductor current. Soar is not related to stability. 7. SUMMARY ACOT converters incorporate an internal ripple generator which makes them suitable for use with very low ESR output capacitors. As result, ACOT converters will be stable over a wide range of applications and operating conditions. In some applications (especially higher output voltage applications), ACOT converters may show under-damped response. By adding a feed-forward capacitor, the system damping can be increased, to achieve a well damped response. To determine the optimal value of the feed-forward capacitor, a design tool is available which can calculate the required feed-forward capacitor for any application. The design tool will also calculate the closed loop system damping factor, which can be used to judge the system stability. For practical stability measurements, time domain measurements using fast load steps are recommended. In these step-load measurements, stability can be judged by observing the output voltage fluctuation during the load step. Well damped systems will show minimal ringing in the output voltage during fast load steps. Applying traditional Open Loop phase margin measurements to ACOT Buck converters can show misleading results, because ACOT converters are non-linear hysteretic topology control systems, and the feedback signal from output is not a linearly changing signal like in current mode converters, but rather a dynamically changing modulation signal for the hysteretic control mechanism. For this reason, traditional Open Loop phase margin measurements to analyze ACOT converter stability are not recommended, as conclusions based on these measurements may not be accurate. 9