UM TEA1721 isolated universal mains flyback converter demo board. Document information

Similar documents
UM TEA1721 isolated 3-phase universal mains flyback converter demo board. Document information

AN Single stage 5-6 GHz WLAN LNA with BFU730F. document information

AN1991. Audio decibel level detector with meter driver

AN Designing RC snubbers

AN BGU8009 Matching Options for 850 MHz / 2400 MHz Jammer Immunity. Document information. Keywords

AN Boot mode jumper settings for LPC1800 and LPC4300. Document information

Using the RS232 serial evaluation boards on a USB port

SiGe:C Low Noise High Linearity Amplifier

Planar PIN diode in a SOD323 very small plastic SMD package.

Mounting instructions for SOT78 (TO-220AB); SOT186A (TO-220F)

10 ma LED driver in SOT457

UM SSL2109ADB channel DC-to-DC LED driver demo board. Document information

UM Vertical Alignment (VA) displays and NXP LCD drivers

Schottky barrier quadruple diode

AN AES encryption and decryption software on LPC microcontrollers. Document information

Low forward voltage High breakdown voltage Guard-ring protected Hermetically sealed glass SMD package

AN Failure signature of electrical overstress on power MOSFETs. Document information

AN LPC24XX external memory bus example. Document information

BAT54 series SOT23 Schottky barrier diodes Rev. 5 5 October 2012 Product data sheet 1. Product profile 1.1 General description

HEF4011B. 1. General description. 2. Features and benefits. 3. Ordering information. 4. Functional diagram. Quad 2-input NAND gate

LIN-bus ESD protection diode

High-speed switching diodes. Type number Package Configuration Package NXP JEITA JEDEC

Quad 2-input NAND Schmitt trigger

BLL6G1214L Product profile. LDMOS L-band radar power transistor. 1.1 General description. 1.2 Features and benefits. 1.

BAS16 series. 1. Product profile. High-speed switching diodes. 1.1 General description. 1.2 Features and benefits. 1.

NPN wideband transistor in a SOT89 plastic package.

AN TDA8026ET - 5 slots smart card interface. Document information

1-of-4 decoder/demultiplexer

3-to-8 line decoder, demultiplexer with address latches

The 74LVC1G11 provides a single 3-input AND gate.

AN11008 Flash based non-volatile storage

The sensor can be operated at any frequency between DC and 1 MHz.

DATA SHEET. BF245A; BF245B; BF245C N-channel silicon field-effect transistors DISCRETE SEMICONDUCTORS

74HC377; 74HCT General description. 2. Features and benefits. 3. Ordering information

45 V, 100 ma NPN general-purpose transistors

74HC02; 74HCT General description. 2. Features and benefits. Ordering information. Quad 2-input NOR gate

Femtofarad bidirectional ESD protection diode

IP4220CZ6. 1. Product profile. Dual USB 2.0 integrated ESD protection. 1.1 General description. 1.2 Features and benefits. 1.

Triple single-pole double-throw analog switch

Passivated, sensitive gate triacs in a SOT54 plastic package. General purpose switching and phase control

DISCRETE SEMICONDUCTORS DATA SHEET M3D848. CGD MHz, 20 db gain power doubler amplifier. Product specification 2002 Oct 08

74HCU General description. 2. Features and benefits. 3. Ordering information. Hex unbuffered inverter

8-channel analog multiplexer/demultiplexer

Low-power configurable multiple function gate

HEF4021B. 1. General description. 2. Features and benefits. 3. Ordering information. 8-bit static shift register

AN Water and condensation safe touch sensing with the NXP capacitive touch sensors. Document information

74HC175; 74HCT175. Quad D-type flip-flop with reset; positive-edge trigger

14-stage ripple-carry binary counter/divider and oscillator

AN Using RC Thermal Models. Document information

74HC238; 74HCT to-8 line decoder/demultiplexer

NPN wideband silicon RF transistor

PN7120 Windows IoT Porting Guidelines. Rev October

74HC154; 74HCT to-16 line decoder/demultiplexer

DISCRETE SEMICONDUCTORS DATA SHEET. dbook, halfpage M3D088. BB201 Low-voltage variable capacitance double diode. Product specification 2001 Oct 12

AN Level shifting techniques in I 2 C-bus design. Document information

74HC107; 74HCT107. Dual JK flip-flop with reset; negative-edge trigger

HEF4013B. 1. General description. 2. Features and benefits. 3. Applications. 4. Ordering information. Dual D-type flip-flop

IP4294CZ10-TBR. ESD protection for ultra high-speed interfaces

Single-channel common-mode filter with integrated ESD protection network

74HC2G02; 74HCT2G General description. 2. Features and benefits. 3. Ordering information. Dual 2-input NOR gate

AN BGX7100 evaluation board application note. Document information

Evaluation Board for the AAT1275 Boost Converter with USB Power Switch

74HC574; 74HCT574. Octal D-type flip-flop; positive edge-trigger; 3-state

8-bit binary counter with output register; 3-state

Fairchild Reference Design RD-442

ESD protection for high-speed interfaces

30 V, single N-channel Trench MOSFET

BZT52H series. Single Zener diodes in a SOD123F package

74HC138; 74HCT to-8 line decoder/demultiplexer; inverting

PUSB3FR4. 1. Product profile. ESD protection for ultra high-speed interfaces. 1.1 General description. 1.2 Features and benefits. 1.

74HC4040; 74HCT stage binary ripple counter

AND8480/D. CrM Buck LED Driver Evaluation Board APPLICATION NOTE

How To Make A Power Supply For A Flyback Power Supply

UM Discrete Class D High Power Audio Amplifier. Document information

74HC165; 74HCT bit parallel-in/serial out shift register

Ultrafast, epitaxial rectifier diode in a SOD59 (TO-220AC) plastic package

ES_LPC4357/53/37/33. Errata sheet LPC4357/53/37/33. Document information

AN2872 Application note

The 74LVC1G04 provides one inverting buffer.

74HC393; 74HCT393. Dual 4-bit binary ripple counter

74HC32; 74HCT General description. 2. Features and benefits. Quad 2-input OR gate

DISCRETE SEMICONDUCTORS DATA SHEET. BT151 series C Thyristors

AND8132/D. Performance Improvements to the NCP1012 Evaluation Board APPLICATION NOTE

8-bit synchronous binary down counter

Hex buffer with open-drain outputs

74HC4066; 74HCT4066. Quad single-pole single-throw analog switch

PMEG1020EA. 1. Product profile. 2 A ultra low V F MEGA Schottky barrier rectifier. 1.1 General description. 1.2 Features. 1.

UM HF-TL ballast with UBA2021 for TLD58W Lamp. Document information

NPN wideband silicon germanium RF transistor

40 V, 200 ma NPN switching transistor

74HC4067; 74HCT channel analog multiplexer/demultiplexer

Buffer with open-drain output. The 74LVC1G07 provides the non-inverting buffer.

Power Management & Supply. Design Note. Version 1.0, Nov DN-EVALMF2ICE2A CoolSET 35W DVD Power Supply with ICE2A265.

74HC573; 74HCT General description. 2. Features and benefits. Octal D-type transparent latch; 3-state

PMEG3005EB; PMEG3005EL

Low-power D-type flip-flop; positive-edge trigger; 3-state

AAV003-10E Current Sensor

74HC74; 74HCT General description. 2. Features and benefits. 3. Ordering information

Output Filter Design for EMI Rejection of the AAT5101 Class D Audio Amplifier

PMEG3015EH; PMEG3015EJ

Transcription:

TEA1721 isolated universal mains flyback converter demo board Rev. 1 8 March 2012 User manual Document information Info Keywords Abstract Content TEA1721AT, isolated, universal mains, AC/DC conversion, flyback converter, Switched Mode Power Supply (SMPS) This user manual describes the application of the TEA1721ADB1061 demo board. The demo board is designed as an isolated 12 V, and 3.3 V AC/DC SMPS for supplying up to 5 W into a load.

Revision history Rev Date Description v.1 20120308 first issue Contact information For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com All information provided in this document is subject to legal disclaimers. NXP B.V. 2012. All rights reserved. User manual Rev. 1 8 March 2012 2 of 15

1. Introduction WARNING Lethal voltage and fire ignition hazard The non-insulated high voltages that are present when operating this product, constitute a risk of electric shock, personal injury, death and/or ignition of fire. This product is intended for evaluation purposes only. It shall be operated in a designated test area by personnel qualified according to local requirements and labor laws to work with non-insulated mains voltages and high-voltage circuits. This product shall never be operated unattended. This user manual describes the application of the TEA1721ADB1061 demo board. The demo board is designed as an isolated 12 V and 3.3 V AC/DC SMPS for supplying up to 5 W to a load. The switch-mode converter operates in flyback mode at a maximum frequency of around 51 khz. Overcurrent and short-circuit protection are built in. The power consumption is between 10 mw and 20 mw under no-load conditions. EMI filtering for compliance with EN55022 has been implemented in this circuit. 1.1 Features and benefits Compatible with Universal Mains Inrush current limitation EMI filtering to meet EMC requirements of EN55022 All information provided in this document is subject to legal disclaimers. NXP B.V. 2012. All rights reserved. User manual Rev. 1 8 March 2012 3 of 15

2. Safety Warning The demo board is powered by AC mains voltage. Avoid touching the board when power is applied. An isolated housing is obligatory when used in uncontrolled, non-laboratory environments. Always provide galvanic isolation of the mains phase using a variable transformer. The following symbols identify isolated and non-isolated devices. 019aab173 019aab174 Fig 1. a. Isolated b. Non-isolated Isolated and non-isolated symbols 3. Specification Table 1. Demo board specification Parameter Value Comment AC line input voltage 85 V (AC) to 265 V (AC) universal mains; supplied to the J1.1 and J1.2 terminals Output voltage 12 V (DC) and 3.3 V (DC) supplied from connectors: J2.1 = 0 V, GND J2.2 = 3.3 V J2.3 = 12 V Maximum output current 12 V = 400 ma - 3.3 V = 400 ma - Maximum output power 5 W - Output voltage stability 5 % strongly depends on the magnetic coupling of the secondary and auxiliary winding of transformer T1 Efficiency 79.3 % at 115 V (AC)/60 Hz - 80 % at 230 V (AC)/50 Hz - Operating temperature 40 C to 85 C - EMC Compliance EN55022 - Board dimensions 41 mm 51 mm 25 mm L B H All information provided in this document is subject to legal disclaimers. NXP B.V. 2012. All rights reserved. User manual Rev. 1 8 March 2012 4 of 15

Fig 2. TEA1721AT demo board front view All information provided in this document is subject to legal disclaimers. NXP B.V. 2012. All rights reserved. User manual Rev. 1 8 March 2012 5 of 15

Fig 3. TEA1721AT demo board rear view All information provided in this document is subject to legal disclaimers. NXP B.V. 2012. All rights reserved. User manual Rev. 1 8 March 2012 6 of 15

4. Demo board connections The isolated universal mains flyback demo board has an input and an output terminal block. The input terminal block (right on the picture) is connected to the mains voltage. Live and Neutral wires can be connected randomly to this terminal block. The output terminal block (left on the picture) provides the 12 V and 3.3 V output voltages, both referenced to a common ground (GND). Remark: Mount the board in a shielded or isolated box for demonstration purposes. Fig 4. TEA1721AT Demo board connections All information provided in this document is subject to legal disclaimers. NXP B.V. 2012. All rights reserved. User manual Rev. 1 8 March 2012 7 of 15

5. Demo board schematic J1.2 R1 L2 D4 J2.3 R5 C5 C2 C3 C8 D7 C1 L1 D1a D1b D1c D1d IC1 GND1 GND2 TEA1721 GND3 DRAIN SOURCE R4 D2 R7 T1 D5 R9 C7 C10 D6 R8 J2.2 C9 FB VCC D3 J2.1 R3 R2 C4 R6 C6 J1.1 C11 aaa-002197 Fig 5. TEA1721AT flyback converter SMPS circuit diagram All information provided in this document is subject to legal disclaimers. NXP B.V. 2012. All rights reserved. User manual Rev. 1 8 March 2012 8 of 15

6. PCB components Table 2. Demo board components Reference Description and value Part number Manufacturer C1 100 nf; 275 V (AC); 4E pitch - - C2 electrolytic capacitor; 10 mm maximum; 4.7 F; 400 V; - - 2E pitch C3 electrolytic capacitor; 10 mm maximum; 4.7 F; 400 V; - - 2E pitch C4 10 pf; 25 V; 0805 - - C5 220 pf; 500 V; 1206 - - C6 2.2 F; 50 V; 1206 - - C7 electrolytic capacitor; 10 mm maximum; 1 mf; 6.3 V; - - 1.5E pitch C8 electrolytic capacitor; 10 mm maximum; 470 F; 16 V; - - 1.5E pitch C9 100 nf; 25 V; 0805 - - C10 100 nf; 25 V; 0805 - - C11 Y-capacitor; 2.2 nf; 1 kv; 4E pitch - - D1a S1M; SMA - Fairchild D1b S1M; SMA - Fairchild D1c S1M; SMA - Fairchild D1d S1M; SMA - Fairchild D2 S1M; SMA - Fairchild D3 BAS316; SOD323 - NXP Semiconductors D4 Schottky; 100 V; 1 A; 10MQ100NTRPBF; SMA - Vishay D5 PMEG4050EP; SOD128 - NXP Semiconductors D6 BZX384-C3V6; SOD323 - NXP Semiconductors D7 BZX384-B12; SOD323 - NXP Semiconductors IC1 TEA1721AT; SO7 - NXP Semiconductors J1.1; J1.2 2-pole terminal block; 2E pitch 1729128 Phoenix J2.1; J2.2; 3-pole terminal block; 2E pitch 1729131 Phoenix J2.3 L1 2 25 mh; 80 ma; 250 V (AC) 744862250 Würth Elektronik L2 1 mh; 80 ma; 1.5E pitch 22R105 Murata R1 carbon resistor; mounted upright; 33 ; 1E pitch - - R2 4.7 k ; 1 %; 0805 - - R3 19.1 k ; 1 %; 1206 [2] - R4 470 ; 0805 - - R5 100 k ; 0.5 W; 1206 - - R6 1.8 ; 0.25 W; 1206 - - R7 10 ; 0805 - - All information provided in this document is subject to legal disclaimers. NXP B.V. 2012. All rights reserved. User manual Rev. 1 8 March 2012 9 of 15

Table 2. Demo board components continued Reference Description and value Part number Manufacturer R8 3.3 k ; 0805 - - R9 39 k ; 0805 - - T1 Custom-made transformer [1] 750311993 Würth Elektronik [1] Custom transformer: primary winding inductance 2.4 mh; turns ratio Primary: Secondary: Auxiliary = 6.5 : 1 : 1. The secondary winding must have a tap for the 3.3 V output voltage. [2] To set the output voltage with greater accuracy, fine-tuning is required. All information provided in this document is subject to legal disclaimers. NXP B.V. 2012. All rights reserved. User manual Rev. 1 8 March 2012 10 of 15

7. Optional modifications implementation guidelines The output voltages are adjusted using resistors R2 and R3. The secondary winding on transformer T1 turns ratio defines the ratio between the two output voltages. Using a different transformer makes other output voltages and/or other output voltage ratios available. The maximum output power and output current levels are adjusted using resistor R6. The maximum current allowed in the TEA1721 IC switching MOSFET is 700 ma. Take care that under no circumstances, the peak current in the primary winding of the T1 transformer exceeds 700 ma. Changing the value of R6 also needs a change to the primary inductance value. Resistor R1 limits the inrush current. The resistor must be a carbon resistor because metal film resistors can act as a fuse in this position. If no inrush current limiting is required, the resistor can be replaced with a short-circuit. EMI-filtering is implemented using separate stages for common mode (L1) and differential mode (L2). Depending on the requirements, the filtering stage can be adapted. For example, inductor L1 can be chosen to ensure that its leakage inductance takes care of differential filtering. As a consequence L2 can be omitted. Resistors R8 and R9 form small pre-loads for the converter. When the output voltages are adjusted, also adjust the pre-load resistors to ensure that they consume roughly the same amount of power. Depending on the connected load, eliminate the resistors. Zener diodes D6 and D7 implement the elementary output OverVoltage Protection (OVP). When OVP is not needed, eliminate these diodes. Capacitors C9 and C10 are used to obtain additional (HF) voltage stability and noise suppression. Eliminate the capacitors when the feature is not needed. Capacitor C11 is a Y-capacitor. If thet1 transformer construction provides the required EMI performance without the use of capacitor C11, omit the capacitor. All information provided in this document is subject to legal disclaimers. NXP B.V. 2012. All rights reserved. User manual Rev. 1 8 March 2012 11 of 15

8. Board layout A 41 mm 51 mm sized evaluation PCB was created that accommodates an implementation of the TEA1721 isolated universal mains flyback converter. a. Top silk screen plus top component placement and drill pattern Fig 6. b. Bottom copper and bottom silk screen plus component placement PCB layout The bottom silk screen is normally not used in PCB production. Merged with the bottom copper, it is shown here as a component placement reference only. See Table 2 for a list of components. All information provided in this document is subject to legal disclaimers. NXP B.V. 2012. All rights reserved. User manual Rev. 1 8 March 2012 12 of 15

Table 3. Drill tool table Drill tool code C D E M Drill diameter 1 mm 0.9 mm 1.3 mm 0.8 mm 9. Abbreviations Gerber files are available from your local NXP Semiconductor sales representative, on request. Table 4. Acronym EMC EMI MOSFET OCP OPP OVP OLP PCB PFC SMPS ZVS Abbreviations Description ElectroMagnetic Compatibility ElectroMagnetic Interference Metal-Oxide Semiconductor Field-Effect Transistor OverCurrent Protection OverPower Protection OverVoltage Protection Open-Loop Protection Printed-Circuit Board Power Factor Correction Switched Mode Power Supply Zero Voltage Switching 10. References [1] TEA1721XT - Ultra-low standby SMPS controller with integrated power switch [2] AN11060 - TEA172X 5 W to 11 W power supply/usb charger All information provided in this document is subject to legal disclaimers. NXP B.V. 2012. All rights reserved. User manual Rev. 1 8 March 2012 13 of 15

11. Legal information 11.1 Definitions Draft The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information. 11.2 Disclaimers Limited warranty and liability Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors. In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors. Right to make changes NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof. Suitability for use NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer s own risk. Applications Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer s sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer s applications and products planned, as well as for the planned application and use of customer s third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products. NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer s applications or products, or the application or use by customer s third party customer(s). Customer is responsible for doing all necessary testing for the customer s applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer s third party customer(s). NXP does not accept any liability in this respect. Export control This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities. Evaluation products This product is provided on an as is and with all faults basis for evaluation purposes only. NXP Semiconductors, its affiliates and their suppliers expressly disclaim all warranties, whether express, implied or statutory, including but not limited to the implied warranties of non-infringement, merchantability and fitness for a particular purpose. The entire risk as to the quality, or arising out of the use or performance, of this product remains with customer. In no event shall NXP Semiconductors, its affiliates or their suppliers be liable to customer for any special, indirect, consequential, punitive or incidental damages (including without limitation damages for loss of business, business interruption, loss of use, loss of data or information, and the like) arising out the use of or inability to use the product, whether or not based on tort (including negligence), strict liability, breach of contract, breach of warranty or any other theory, even if advised of the possibility of such damages. Notwithstanding any damages that customer might incur for any reason whatsoever (including without limitation, all damages referenced above and all direct or general damages), the entire liability of NXP Semiconductors, its affiliates and their suppliers and customer s exclusive remedy for all of the foregoing shall be limited to actual damages incurred by customer based on reasonable reliance up to the greater of the amount actually paid by customer for the product or five dollars (US$5.00). The foregoing limitations, exclusions and disclaimers shall apply to the maximum extent permitted by applicable law, even if any remedy fails of its essential purpose. 11.3 Trademarks Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners. All information provided in this document is subject to legal disclaimers. NXP B.V. 2012. All rights reserved. User manual Rev. 1 8 March 2012 14 of 15

12. Contents 1 Introduction............................ 3 1.1 Features and benefits.................... 3 2 Safety Warning.......................... 4 3 Specification............................ 4 4 Demo board connections................. 7 5 Demo board schematic................... 8 6 PCB components........................ 9 7 Optional modifications implementation guidelines............................. 11 8 Board layout........................... 12 9 Abbreviations.......................... 13 10 References............................ 13 11 Legal information....................... 14 11.1 Definitions............................ 14 11.2 Disclaimers........................... 14 11.3 Trademarks........................... 14 12 Contents.............................. 15 Please be aware that important notices concerning this document and the product(s) described herein, have been included in section Legal information. NXP B.V. 2012. All rights reserved. For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com Date of release: 8 March 2012 Document identifier: