Electrostatic Discharge (ESD) Application Report TI Semiconductor Group SSYA008

Similar documents
SN54165, SN54LS165A, SN74165, SN74LS165A PARALLEL-LOAD 8-BIT SHIFT REGISTERS

Signal Conditioning Wheatstone Resistive Bridge Sensors

SDLS068A DECEMBER 1972 REVISED OCTOBER Copyright 2001, Texas Instruments Incorporated

SN28838 PAL-COLOR SUBCARRIER GENERATOR

How To Make A Two Series Cell Battery Pack Supervisor Module

The Prevention and Control of Electrostatic Discharge (ESD) (AN )

ESD/EOS ESD Electrostatic Discharge (ESD) Why Should I Care About Electrostatic Discharge?

Example ESD Control Program Document Based on ANSI/ESD S

SN54F157A, SN74F157A QUADRUPLE 2-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS

APPLICATION BULLETIN

The Prevention and Control of Electrostatic Discharge (ESD) (AN )

SINGLE-SUPPLY OPERATION OF OPERATIONAL AMPLIFIERS

SN54HC157, SN74HC157 QUADRUPLE 2-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS

Audio Tone Control Using The TLC074 Operational Amplifier

bq2114 NiCd or NiMH Gas Gauge Module with Charge-Control Output Features General Description Pin Descriptions

Binary Search Algorithm on the TMS320C5x

Smart Battery Module with LEDs and Pack Supervisor

TSL250, TSL251, TLS252 LIGHT-TO-VOLTAGE OPTICAL SENSORS

Signal Conditioning Piezoelectric Sensors

Theory of Operation. Figure 1 illustrates a fan motor circuit used in an automobile application. The TPIC kω AREF.

Floating Point C Compiler: Tips and Tricks Part I

SN54HC191, SN74HC191 4-BIT SYNCHRONOUS UP/DOWN BINARY COUNTERS

WHAT DESIGNERS SHOULD KNOW ABOUT DATA CONVERTER DRIFT

Wireless Subwoofer TI Design Tests

High-Speed Gigabit Data Transmission Across Various Cable Media at Various Lengths and Data Rate

TSL INTEGRATED OPTO SENSOR

RETRIEVING DATA FROM THE DDC112

Analysis of Filter Coefficient Precision on LMS Algorithm Performance for G.165/G.168 Echo Cancellation

CUSTOM GOOGLE SEARCH PRO. User Guide. User Guide Page 1

August 2001 PMP Low Power SLVU051

A Low-Cost, Single Coupling Capacitor Configuration for Stereo Headphone Amplifiers

Multi-Transformer LED TV Power User Guide. Anderson Hsiao

Wide Bandwidth, Fast Settling Difet OPERATIONAL AMPLIFIER

APPLICATION NOTES FOR SMD LEDs

THE 7 SINS OF ESD CONTROL CERTIFICATION TEST (DVD-78C)

Supply voltage Supervisor TL77xx Series. Author: Eilhard Haseloff

AN3353 Application note

CHARLESWATER ESD AWARENESS BOOKLET

SN54ALS191A, SN74ALS191A SYNCHRONOUS 4-BIT UP/DOWN BINARY COUNTERS

Module 7 : I/O PADs Lecture 33 : I/O PADs

How To Close The Loop On A Fully Differential Op Amp

Filter Design in Thirty Seconds

Understanding the Terms and Definitions of LDO Voltage Regulators

3-input EXCLUSIVE-OR gate. The 74LVC1G386 provides a 3-input EXCLUSIVE-OR function.

Motor Speed Measurement Considerations When Using TMS320C24x DSPs

IrDA Transceiver with Encoder/Decoder

ACL 600 Stati-Check Meter

Current-Transformer Phase-Shift Compensation and Calibration

IP4234CZ6. 1. Product profile. Single USB 2.0 ESD protection to IEC level General description. 1.2 Features. 1.

AAT3520/2/4 MicroPower Microprocessor Reset Circuit

Designing Gain and Offset in Thirty Seconds

ACL 800 MEGOHMMETER OPERATION MANUAL

Standard Linear & Logic Semiconductor Marking Guidelines

Pressure Transducer to ADC Application

CAN bus ESD protection diode

VERIFICATION OF ESD ENVIRONMENT IN PRODUCTION PHILOSOPHY, METHODOLOGY AND TOOLS

Texas Instruments. FB PS LLC Test Report HVPS SYSTEM AND APPLICATION TEAM REVA

Charged cable event. 1 Goal of the ongoing investigation. 2 Energy sources for the CDE. Content

PESDxU1UT series. 1. Product profile. Ultra low capacitance ESD protection diode in SOT23 package. 1.1 General description. 1.

GaN IC Die Handling, Assembly and Testing Techniques

FUNDAMENTALS OF ESD. A Primer on Electro-Static Discharge

Medium power Schottky barrier single diode

ACL 395 Resistivity Meter

Best Methods for Safe Hipot Testing

SMS : Surface Mount, 0201 Zero Bias Silicon Schottky Detector Diode

Fast Logarithms on a Floating-Point Device

APPLICATION NOTES for THROUGH-HOLE LEDs

3M Wrist Strap and Footwear Tester 740. User s Guide

SC Series: MIS Chip Capacitors

EDI s x32 MCM-L SRAM Family: Integrated Memory Solution for TMS320C3x DSPs

Design Note DN004. Folded Dipole Antenna for CC25xx By Audun Andersen. Keywords. 1 Introduction CC2500 CC2550 CC2510 CC2511

Controlling TAS5026 Volume After Error Recovery

BD239, BD239A, BD239B, BD239C NPN SILICON POWER TRANSISTORS

CLA LF: Surface Mount Limiter Diode

CLA Series: Silicon Limiter Diode Bondable Chips

OVERVIEW OF CONSULTING AND AUDITING PROJECTS

TIC225 SERIES SILICON TRIACS

Dielectric Withstand Testing in a Production Environment

IP4220CZ6. 1. Product profile. Dual USB 2.0 integrated ESD protection. 1.1 General description. 1.2 Features and benefits. 1.

TPN4R712MD TPN4R712MD. 1. Applications. 2. Features. 3. Packaging and Internal Circuit Rev.4.0. Silicon P-Channel MOS (U-MOS )

The following document contains information on Cypress products.

EDI s x32 MCM-L SRAM Family: Integrated Memory Solution for TMS320C4x DSPs

CS4525 Power Calculator

1N59xxBRNG Series. 3 W DO-41 Surmetic 30 Zener Voltage Regulators

SSM3K335R SSM3K335R. 1. Applications. 2. Features. 3. Packaging and Pin Configuration Rev.3.0. Silicon N-Channel MOS (U-MOS -H)

Features. Symbol JEDEC TO-220AB

Cable Discharge Event

Application Report SLVA051

RT-200 HI-TEST ROPE TESTER

DATA SHEET. PMEGXX10BEA; PMEGXX10BEV 1 A very low V F MEGA Schottky barrier rectifier DISCRETE SEMICONDUCTORS

THE RIGHT-HALF-PLANE ZERO --A SIMPLIFIED EXPLANATION

DATA SHEET. BF245A; BF245B; BF245C N-channel silicon field-effect transistors DISCRETE SEMICONDUCTORS

The 74LVC1G11 provides a single 3-input AND gate.

Using the Texas Instruments Filter Design Database

DISCRETE SEMICONDUCTORS DATA SHEET

Next-Generation BTL/Futurebus Transceivers Allow Single-Sided SMT Manufacturing

Simplifying System Design Using the CS4350 PLL DAC

W ant to accomplish something

ESDLIN1524BJ. Transil, transient voltage surge suppressor diode for ESD protection. Features. Description SOD323

AN Handling bare die. Document information

Transcription:

Electrostatic Discharge (ESD) Application Report 1999 TI Semiconductor Group SSYA008

IMPORTANT NOTICE Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability. TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI s standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements. CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ( CRITICAL APPLICATIONS ). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER S RISK. In order to minimize risks associated with the customer s applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards. TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI s publication of information regarding any third party s products or services does not constitute TI s approval, warranty or endorsement thereof. Copyright 1999, Texas Instruments Incorporated

Electrostatic Discharge (ESD) Introduction In recent years, the semiconductor industry has made great strides in developing faster, lower-powered, and smaller devices. During the 1990s, many devices are produced with minimum structure feature size on the silicon chip of 0.25 micron. To put this size in perspective, a typical human hair is about 75 microns in diameter. However, as feature sizes get smaller and smaller, the ESD sensitivity (voltage level at which the device sustains damage) gets lower. Therefore, ESD protection and ESD handling procedures are becoming even more important in preventing ESD damage. All semiconductor devices have an ESD voltage threshold above which they sustain damage. While circuit designers can provide some on-circuit ESD protection (typically in the 2,000 V to 4,000 V range for the human body model and in the 200 V to 300 V range for the machine model), this is well below the static voltage levels found in work areas without ESD protection. Proper ESD handling and packaging procedures must be used throughout the processing, handling, and storing of unmounted integrated circuits (ICs) and ICs mounted on circuit boards. What is ESD and How Does It Occur? A static charge is an unbalanced electrical charge at rest. A static discharge is created when insulator surfaces rub together or pull apart. One surface gains electrons while the other surface loses electrons. This results in an unbalanced electrical condition recognized as static charge. When a static charge moves from one surface to another, it is called ESD. ESD is a miniature lightning bolt of static charge that moves between two surfaces that have different potentials. ESD only occurs when the voltage differential between the two surfaces is sufficiently high to break down the dielectric strength of the medium separating the two surfaces. When a static charge moves, it becomes a current that damages or destroys oxides, metalizations, and junctions. ESD can occur in one of four different ways: a charged 1

body can touch an IC, a charged IC can touch a grounded surface, a charged machine can touch an IC, or an electrostatic field can induce a voltage across a dielectric that is sufficient to break it down. Latent Defects Devices with latent ESD defects are devices that have been degraded by ESD but not destroyed. This occurs when an ESD pulse is not strong enough to destroy a device but causes damage. Often, the device suffers junction degradation through increased leakage or a decreased reverse breakdown, but the device still functions and is still within data-sheet limits. A device can be subjected to numerous weak ESD pulses, with each one further degrading a device before it finally becomes a catastrophic failure. There is no known practical screen for devices with latent ESD defects. To avoid this type of damage, devices must be continually provided with ESD protection as outlined later. What Voltage Levels of ESD are Possible? It has been shown that human beings can be charged up to 38,000 volts just by walking across a rug on a low-humidity day. In order for an ESD pulse to be seen, felt, or heard, it must be in the range of 3000 4000 volts. Many devices can be damaged well below this threshold. ESD damage can be seen in the failure analysis photographs shown in Figure 1. Figure 1. Punctured Barrier Junction After ESD Test at 4000 V How to Avoid ESD Damage to ICs The best way to avoid ESD damage is to keep ICs at the same potential as their surroundings. The logical reference potential is ESD ground. The first and most important rule in avoiding ESD damage is to keep ICs and everything that comes in close proximity to them at ESD ground potential. There are four supplementary rules that support this first rule. Any person handling the ICs should be grounded either with a wrist strap or ESD-protective footwear used in conjunction with a conductive or static-dissipative floor or floor mat. The work surface where devices are placed for handling, processing, testing, etc., must, be made of static-dissipative material and be grounded to ESD ground. 2

All insulator materials must either be removed from the work area or must be neutralized with an ionizer. Static-generating clothing must be covered with an ESD-protective smock. When ICs are being stored, transferred between operations or workstations, or shipped, they must be kept in a Faraday shield container with inside surfaces (surfaces touching the ICs) that are static-dissipative. Figure 2 shows an ESD-protected workstation. Power Receptacle Ground (Green Wire) Power Receptacle Wrist Strap G1 Surface Ground R1 Gp ESD-Protective Work Surface Common Point Ground Bus R3 ESD-Protective Floor Mat (Optional) Gp R2 Gp Electrical Electrical Work Bench Gp = Ground Point G2 Earth Ground NOTES: A. G1 (surface equipment ground) or G2 (earth ground) is acceptable for ESD ground. Where both grounds are used, they are connected (bonded) together. B. R1 is mandatory for all wrist straps. C. R2 (for static-dissipative work surfaces) and R3 (for ESD-protective floor mats) are optional. ESD-protective flooring are connected directly to the ESD ground without R3. D. This ESD-protected workstation complies with JEDEC Standard No. 42. Figure 2. ESD-Protected Workstation (Side View) Humidity Humidity is a very important factor in the generation of static electricity. This is especially true when insulators are present. Humidity affects the surface resistivity of insulator materials. As humidity increases, the surface resistivity decreases. This means that insulator materials rubbed together or pulled apart in a humid environment generate lower static charges than the same materials rubbed together or pulled apart in a dry environment. It is recommended that relative humidity be maintained between 40% and 60%. Humidity 3

above 60% is uncomfortable for humans. Humidity below 40% increases the risks of static generation from insulators. Humidity is a supplementary control and is not sufficient by itself to reduce static voltages to safe levels. Training All personnel who must come in close proximity to ESD-sensitive ICs must have received ESD training. These personnel should be retrained at least once per year. No ESD program can be successful unless the people who handle the ICs understand the need for ESD controls. ESD Specification Each area handling ESD-sensitive devices is operated in accordance with the established ESD Handling Procedure. The latest version of this controlled document is maintained in each area and is accessible to all area personnel. ESD Coordinator The ESD coordinator has overall responsibility for the ESD program. The ESD coordinator is responsible for ESD training, material evaluation, and writing and updating of the ESD Handling Procedure. Audits Periodic audits ranging from daily to yearly are held to ensure that all ESD handling procedures are being followed and that all ESD materials (wrist straps, heel straps, ionizers, table mats, floor mats, etc.) are functioning properly. TI ESD Handling Procedure The TI Worldwide ESD Handling Procedure is available to customers upon request. 4

IMPORTANT NOTICE Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability. TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI s standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements. Customers are responsible for their applications using TI components. In order to minimize risks associated with the customer s applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards. TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI s publication of information regarding any third party s products or services does not constitute TI s approval, warranty or endorsement thereof. Copyright 2000, Texas Instruments Incorporated