Alternative schemes for array-wide clock generation/distribution

Similar documents
Precision Time Protocol (PTP/IEEE-1588)

Synchronizace a stabilita. Měření SyncE a 1588v2 PTP s přístroji VeEX nové vlastnosti

List of CTS Oscillators for Telecom Timing and Synchronization

Timing Errors and Jitter

Optimizing VCO PLL Evaluations & PLL Synthesizer Designs

Abstract. Cycle Domain Simulator for Phase-Locked Loops

Securing GNSS with PTP & SyncE Adam Wertheimer Microsemi Adam.Wertheimer@microsemi.com. Power Matters

Packet TDEV, MTIE, and MATIE - for Estimating the Frequency and Phase Stability of a Packet Slave Clock. Antti Pietiläinen

PHASOR MEASUREMENT UNIT (PMU) AKANKSHA PACHPINDE

A Laser Scanner Chip Set for Accurate Perception Systems

Field Measurement Methodologies for Synchronization in Mobile Networks Neil Hobbs Director EMEA Technical Sales Support

The Role of Precise Timing in High-Speed, Low-Latency Trading

Impedance 50 (75 connectors via adapters)

How To Use A Sound Card With A Subsonic Sound Card

MicroMag3 3-Axis Magnetic Sensor Module

TI GPS PPS Timing Application Note

Optical Fibres. Introduction. Safety precautions. For your safety. For the safety of the apparatus

High Precision TCXO / VCTCXO Oscillators

A Look at SyncE and IEEE 1588

QUICK START GUIDE FOR DEMONSTRATION CIRCUIT BIT DIFFERENTIAL ADC WITH I2C LTC2485 DESCRIPTION

A receiver TDC chip set for accurate pulsed time-of-flight laser ranging

High-Stability Time Adjustment with Real-Time Clock Module

Portable Time Interval Counter with Picosecond Precision

CW46S GPS Sensor P R O D U C T B R I E F. Description. Features. Applications. Block Diagram

APSYN420A/B Specification GHz Low Phase Noise Synthesizer

Chapter 6 PLL and Clock Generator

Application Note Synchronization and MIMO Capability with USRP Devices Ettus Research

Delivering NIST Time to Financial Markets Via Common-View GPS Measurements

A PC-BASED TIME INTERVAL COUNTER WITH 200 PS RESOLUTION

DEVELOPMENT OF DEVICES AND METHODS FOR PHASE AND AC LINEARITY MEASUREMENTS IN DIGITIZERS

Evaluating 1588v2 Performance Rev 2

Accurate Loss-of-Signal Detection in 10Gbps Optical Receivers using the MAX3991

An All-Digital Phase-Locked Loop with High Resolution for Local On-Chip Clock Synthesis

Clocks Basics in 10 Minutes or Less. Edgar Pineda Field Applications Engineer Arrow Components Mexico

Spike-Based Sensing and Processing: What are spikes good for? John G. Harris Electrical and Computer Engineering Dept

Glitch Free Frequency Shifting Simplifies Timing Design in Consumer Applications

Telecommunications Synchronization Overview

PERF10 Rubidium Atomic Clock

Clock Jitter Definitions and Measurement Methods

Managing High-Speed Clocks

The Chip Scale Atomic Clock and Satellite Navigation

Deploying SyncE and IEEE 1588 in Wireless Backhaul

The XL-GPS delivers advanced performance at a lower cost with a versatile feature set to meet the most demanding applications.

MPC 4. Machinery Protection Card Type MPC 4 FEATURES. Continuous on-line Machinery Protection Card

Frequency Response of Filters

QAM Demodulation. Performance Conclusion. o o o o o. (Nyquist shaping, Clock & Carrier Recovery, AGC, Adaptive Equaliser) o o. Wireless Communications

Selecting the Optimum PCI Express Clock Source

TESTS OF 1 MHZ SIGNAL SOURCE FOR SPECTRUM ANALYZER CALIBRATION 7/8/08 Sam Wetterlin

Remote Calibration of a GPS Timing Receiver to UTC(NIST) via the Internet*

The Model A032-ET of Riga Event Timers

A 3.2Gb/s Clock and Data Recovery Circuit Without Reference Clock for a High-Speed Serial Data Link

Jitter Budget for 10 Gigabit Ethernet Applications with SiTime SiT9120/1 Oscillators

RCDAT The Big Deal

Department of Electrical and Computer Engineering Ben-Gurion University of the Negev. LAB 1 - Introduction to USRP

Packet Synchronization in Cellular Backhaul Networks By Patrick Diamond, PhD, Semtech Corporation

The Effective Number of Bits (ENOB) of my R&S Digital Oscilloscope Technical Paper

DDX 7000 & Digital Partial Discharge Detectors FEATURES APPLICATIONS

Indoor / Outdoor Antenna

How PLL Performances Affect Wireless Systems

Technical Datasheet Scalar Network Analyzer Model MHz to 40 GHz

T1/E1/OC3 WAN PLL WITH DUAL

Adding Heart to Your Technology

AN Application Note: FCC Regulations for ISM Band Devices: MHz. FCC Regulations for ISM Band Devices: MHz

# 2. Selecting and Using Thermistors for Temperature Control

PCI-SIG ENGINEERING CHANGE NOTICE

An Arduino Controlled GPS Corrected VFO

Electronics GRETINA Project

ICS514 LOCO PLL CLOCK GENERATOR. Description. Features. Block Diagram DATASHEET

DDX 7000 & Digital Partial Discharge Detectors FEATURES APPLICATIONS

MAINTENANCE & ADJUSTMENT

Single Photon Counting Module COUNT -Series

HP 8970B Option 020. Service Manual Supplement

Propagation Channel Emulator ECP_V3

A PIC16F628 controlled FLL (Frequency Locked Loop) VFO for HF

Wide Area Monitoring, Control, and Protection

Manual for NTP Web Pages

ICS SYSTEM PERIPHERAL CLOCK SOURCE. Description. Features. Block Diagram DATASHEET

Non-Data Aided Carrier Offset Compensation for SDR Implementation

DS2187 Receive Line Interface

What? of-day clocks (a Residential Ethernet SG presentation) Synchronized time-of. David V James, JGG Alexei Beliaev, Gibson

Spread-Spectrum Crystal Multiplier DS1080L. Features

INTERNATIONAL TELECOMMUNICATION UNION

SIGNAL GENERATORS and OSCILLOSCOPE CALIBRATION

Wideband Driver Amplifiers

T200, PTP/IEEE 1588 Grandmaster Clock and

VCO K 0 /S K 0 is tho slope of the oscillator frequency to voltage characteristic in rads per sec. per volt.

Automotive Ethernet Compliance Testing

Transmitting Live Aircraft Security Data by 3G Unlocking the Potential of 3G Developing an Air Traffic Management (ATM) Security System

Simple SDR Receiver. Looking for some hardware to learn about SDR? This project may be just what you need to explore this hot topic!

IAT-1710E Integrated Access Tester

Vi, fi input. Vphi output VCO. Vosc, fosc. voltage-controlled oscillator

Hello and welcome to this training module for the STM32L4 Liquid Crystal Display (LCD) controller. This controller can be used in a wide range of

Link-65 MHz, +3.3V LVDS Transmitter 24-Bit Flat Panel Display (FPD) Link-65 MHz

Title: Low EMI Spread Spectrum Clock Oscillators

11. High-Speed Differential Interfaces in Cyclone II Devices

Technical Information POWER PLANT CONTROLLER

DS1307ZN. 64 x 8 Serial Real-Time Clock

Portal Software GSM-PRO Run LED displays module activity Com LED displays activity on the GSM network GSM-PRO

EAP N Wall Mount Access Point / WDS AP / Universal Repeater

A 1.62/2.7/5.4 Gbps Clock and Data Recovery Circuit for DisplayPort 1.2 with a single VCO

Transcription:

Alternative schemes for array-wide clock generation/distribution FPI/ELEC parallel session CTA general meeting Toulouse, 17.05.11 A. Vollhardt, Universität Zürich

Motivation For synchronising events from different telescopes within CTA, a common timing system is required. Usually, a tree-like structure is used to distribute a single clock/timing source to all receivers (telescopes). Depending on technology used, this can be rather expensive (singlemode optical fiber). Introduce two different schemes for clock/timing distribution for CTA: GPS-synchronized clock source located at each individual telescope (GPSDO, Uni Zürich) Use existing Ethernet cabling (White Rabbit, CERN/GSI) 2

GPS disciplined Oscillator (GPSDO) GPSDOs have been around for years (GSM base stations) but with limited timing accuracies (typ. 1 usec) Idea: use GPS s 4 th coordinate (time!) instead of x/y/z as reference input for phase locked loop -> frequency control of 10 MHz crystal oscillator GPS timing Phase detector Loop controller Stable 10 MHz output Voltage controlled oscillator Recent advances in GPS receivers allow time tags of <5ns. 3

Why not using GPS directly? GPS receiver only delivers 1 PPS (pulse per second) signal dedicated GPS timing receivers use position hold mode to overdetermine time better 1 PPS timing 1 PPS ouput jitter ca. 2ns rms very high compared to (short-term) oscillator jitter (typ. 1 ps pk-pk and better) Oscillators are good on short time-scales, GPS is best (absolute) on long timescales use PLL to lock the oscillator to 1 PPS! How to choose PLL loop time constant? 4

Stability: Allan Deviation Definition of Allan Deviation σ y (τ) : σ 2 y 1 2 1 2τ ( ) ( ) 2 τ y y = ( x 2x + x ) 2 = n+ 1 n 2 n+ 2 n+ 1 n y n τ is the observation period, is the n-th fractional frequency average over the observation time τ. x n is the n-th phase error with the sampling time τ. NB: constant frequency offsets (linear phase drifts) are not visible. 5

Maximum Time Interval Error (MTIE) Time interval error: phase difference between the signal being measured and the reference clock MTIE: is the largest Peak-to-Peak TIE in any observation interval (sliding window) of length τ For any oscillator with residual drift, MTIE for τ For any reference-locked oscillator, MTIE const. for τ If we want phase-stable relation between individual clock sources, we have to Lock local master clock to common reference (GPS) Minimize MTIE to reduce error between any two local clocks 6

Oscillator Stability The statement This 10 MHz oscillator is stable to 1 ppb. alone is worthless, the time span of the measurement is missing: osc #1 varies by 1 ppb during 1 sec osc #2 varies by 1 ppb during 1000 sec #2 is more stable than #1 Stability needs to be quantified for varying time spans: Measure phase deviation for each second Calculate stability for τ= 1 sec Decimate every second value Calculate stability for τ= 2 sec Decimate every second value Sigma-Tau diagram 7

How to lock 10 MHz to GPS? Million-dollar question for PLL: loop bandwidth (or time constant) compare GPS-receiver with oscillator in one diagram Straight slope: Stability plot for GPS timing reeciver Banana graph: Very good ovenstabilised (OCXO) SC-cut crystal (too expensive) a time constant of 5000 seconds should be fine 8

Used components Use state-of-the art GPS timing receiver with sawtooth correction Use cheapest possible OCXO to meet requirements Simulations show that for τ= 200 seconds MTIE < 10 ns is possible Requirement for OCXO: <1E-11 @ 100 sec 9

Complete GPSDO unit 120mm x 100mm GPS in, 10 MHz out (BNC) Filtered 1PPS + tuning voltage (SMA) USB interface for monitoring 5V/250mA + 3.3V/100mA 10

Block diagram V(tune) out 16bit-DAC +LP filter OCXO 15 MHz lowpass 50 Ω driver 10 MHz out 10 MHz Controller TDC (phase detector) 1PPS GPS RX GPS ANT de-jittered 1PPS USB 11

GPSDO performance results rms noise < 1 ns MTIE ca. 10 ns Time difference measured with two independent GPSDOs + 50ps resolution TDC Use more aggressive loop time constant (ca. 16 sec) for tighter phase control Temperature variations (opening lab window, T=5K in 10 mins) completely compensated 12

t(rx1)-t(rx2) [s] vs. time [s] 7 days of data 1 sample/sec 82 ns arbitrary offset rms 0.78 ns pk-pk 10.1 ns 1 day (1 siderial day?) period visible phase measurement glitches (ca. 1/day) deteriorate pk-pk data to be improved in next version, 6-7 ns pk-pk in reach 13

Sigma-Tau/MTIE diagram 14

Required hardware + cost Clock source system @ camera (< 19, 2HE) GPS antenna at ground shelter (requires FIXED position) Full sky coverage not needed (multipath effects filtered in receiver firmware) Coax cable connecting the two (currently using 60m with excellent signal strength) Target price for full system <500 EUR (quantities of 100) 15

Yet another idea: using Ethernet Ethernet cabling will be present for data transmission between telescopes and a central control site. Distributing timing information over Ethernet done via NTP protocol since the 1980s Accuracy around 100 usec in fast LANs White Rabbit taking it to the next level: Scalable up to 2000 nodes 1 ns time synchronisation accuracy, 20 ps jitter Based on Synchronous Ethernet + PTP (IEEE 1588) Completely transparent for standard TCP/IP traffic Common development of CERN/GSI/industry using open hardware repository. See http://www.ohwr.org/projects/white-rabbit 16

WR network topology Courtesy T. Włostowski (CERN) 17

White Rabbit status Fourth White Rabbit Workshop held in April 2011 (ca. 30 participants) working timing prototype (stabilized link) shown in 2009, ethernet switching shown in 2010 v3 switches expected for summer 2011 18

BACKUP SLIDES

Sigma-Tau diagram Log-log plot: allan deviation (ADEV) vs. tau Typical shape (example: ordinary crystal oscillator) 1E-7 Plot rising due to aging, external effects random walk 1E-8 1E-9 20

Maximum Time Interval Error (MTIE) 23 nsec 21

Sigma-Tau for GPS receiver Slope: -1 (white noise) Shift down by one decade by using sawtooth correction on 1PPS-signal 22

How to lock 10 MHz to GPS? Million-dollar question for PLL: loop bandwidth (or time constant) compare GPS-receiver with oscillator in one diagram simple XO is not stable enough 23