USB 3.0 Jitter Budgeting White Paper Revision 0.5



Similar documents
USB 3.0 CDR Model White Paper Revision 0.5

Jitter Measurements in Serial Data Signals

Electrical Compliance Test Specification SuperSpeed Universal Serial Bus

Electrical Compliance Test Specification SuperSpeed Universal Serial Bus

Intel Server Board S3420GPRX Intel Server System SR1630GPRX Intel Server System SR1630HGPRX

Pericom PCI Express 1.0 & PCI Express 2.0 Advanced Clock Solutions

Interfacing Intel 8255x Fast Ethernet Controllers without Magnetics. Application Note (AP-438)

Intel Solid-State Drive Pro 2500 Series Opal* Compatibility Guide

Intel Server S3200SHL

Application Note. PCIEC-85 PCI Express Jumper. High Speed Designs in PCI Express Applications Generation GT/s

PCI Express: The Evolution to 8.0 GT/s. Navraj Nandra, Director of Marketing Mixed-Signal and Analog IP, Synopsys

Selecting RJ Bandwidth in EZJIT Plus Software

Intel Server Board S3420GPV

USB 3.0* Radio Frequency Interference Impact on 2.4 GHz Wireless Devices

Memory Sizing for Server Virtualization. White Paper Intel Information Technology Computer Manufacturing Server Virtualization

PCI-SIG ENGINEERING CHANGE NOTICE

Jitter Analysis: The dual-dirac Model, RJ/DJ, and Q-Scale. White Paper

Universal Serial Bus Implementers Forum EHCI and xhci High-speed Electrical Test Tool Setup Instruction

Introduction to PCI Express Positioning Information

ChipScope Pro Tutorial

Jitter Budget for 10 Gigabit Ethernet Applications with SiTime SiT9120/1 Oscillators

Selecting the Optimum PCI Express Clock Source

Quest vworkspace Virtual Desktop Extensions for Linux

Intel Server Board S3420GPLX Intel Server Board S3420GPLC Intel Server System SR1630GP Intel Server System SR1630HGP

Recovery BIOS Update Instructions for Intel Desktop Boards

Intel SSD 520 Series Specification Update

Intel Desktop Board DP55WB

Dell Statistica. Statistica Document Management System (SDMS) Requirements

Intel Media SDK Features in Microsoft Windows 7* Multi- Monitor Configurations on 2 nd Generation Intel Core Processor-Based Platforms

DDR2 x16 Hardware Implementation Utilizing the Intel EP80579 Integrated Processor Product Line

White Paper. ACPI Based Platform Communication Channel (PCC) Mechanism. InSarathy Jayakumar Intel Corporation

BIOS Update Release Notes

Taking Virtualization

A Superior Hardware Platform for Server Virtualization

Intel Desktop Board DP43BF

Eye Doctor II Advanced Signal Integrity Tools

Intel Ethernet SFP+ Optics

ENHANCED HOST CONTROLLER INTERFACE SPECIFICATION FOR UNIVERSAL SERIAL BUS (USB) ADOPTERS AGREEMENT

Intel Desktop Board D945GCPE

Resetting USB drive using Windows Diskpart command

Hexadecimal Object File Format Specification

New Features and Enhancements

Intel Storage System SSR212CC Enclosure Management Software Installation Guide For Red Hat* Enterprise Linux

Intel Desktop Board DG31GL

RANDOM VIBRATION AN OVERVIEW by Barry Controls, Hopkinton, MA

Comparing Multi-Core Processors for Server Virtualization

BIOS Update Release Notes

Clock Jitter Definitions and Measurement Methods

Dell One Identity Cloud Access Manager How to Configure vworkspace Integration

Intel Desktop Board D945GCPE Specification Update

MoCA 1.1 Specification for Device RF Characteristics

Intel Solid-State Drive 320 Series

Intel Desktop Board DG41TY

Intel Desktop Board DG31PR

Intel Platform and Big Data: Making big data work for you.

Instructions for Recovery BIOS Update

High Performance Computing and Big Data: The coming wave.

Dell Migration Manager for Enterprise Social What Can and Cannot Be Migrated

Intel Server Board S5520HC

NRZ Bandwidth - HF Cutoff vs. SNR

21152 PCI-to-PCI Bridge

Intel Ethernet and Configuring Single Root I/O Virtualization (SR-IOV) on Microsoft* Windows* Server 2012 Hyper-V. Technical Brief v1.

Fiber Channel Over Ethernet (FCoE)

New Dimensions in Configurable Computing at runtime simultaneously allows Big Data and fine Grain HPC

formerly Help Desk Authority Quest Free Network Tools User Manual

Intel architecture. Platform Basics. White Paper Todd Langley Systems Engineer/ Architect Intel Corporation. September 2010

Dell Compellent Storage Center SAN & VMware View 1,000 Desktop Reference Architecture. Dell Compellent Product Specialist Team

Intel Compute Stick STCK1A32WFC User Guide. Intel Compute Stick STCK1A32WFC

Dell InTrust Preparing for Auditing Cisco PIX Firewall

CLOUD SECURITY: Secure Your Infrastructure

Using the On-Chip Signal Quality Monitoring Circuitry (EyeQ) Feature in Stratix IV Transceivers

Dell One Identity Cloud Access Manager How To Deploy Cloud Access Manager in a Virtual Private Cloud

Accessing BlackBerry Data Services Using Wi-Fi Networks

Coding and decoding with convolutional codes. The Viterbi Algor

Intel Desktop Board DP35DP. MLP Report. Motherboard Logo Program (MLP) 6/17/2008

Thin Mini-ITX Component Catalog Q3, 2012

SN 132 SNAPstick QUICK START GUIDE

Software License Monitoring

BIOS Update Release Notes

The Effect of Network Cabling on Bit Error Rate Performance. By Paul Kish NORDX/CDT

USB 3.0 INTERNAL CONNECTOR AND CABLE SPECIFICATION

Intel Desktop Board DG41BI

Intel Desktop Board D975XBX2

The Intel NetStructure SIU520 Signaling Interface

Active Directory Auditing: What It Is, and What It Isn t

Intel Desktop Board D945GCL

Dell Statistica Statistica Enterprise Installation Instructions

USB 3.0 ADOPTERS AGREEMENT

Intel Desktop Board D945GNT

Intel Entry Storage System SS4000-E

Intel Desktop Board D945GCZ

Intel Server Board S5000PALR Intel Server System SR1500ALR

Intel Server Raid Controller. RAID Configuration Utility (RCU)

Intel Platform Memory Operations

Intel X38 Express Chipset Memory Technology and Configuration Guide

Successfully negotiating the PCI EXPRESS 2.0 Super Highway Towards Full Compliance

SMARTCARD XPRO. Preface. SMART ARM-based Microcontrollers USER GUIDE

Intel Desktop Board DG41WV

Transcription:

USB 3. Jitter Budgeting White Paper Revision.5 INTELLECTUAL PROPERTY DISCLAIMER THIS WHITE PAPER IS PROVIDED TO YOU AS IS WITH NO WARRANTIES WHATSOEVER, INCLUDING ANY WARRANTY OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE. THE AUTHORS OF THIS WHITE PAPER DISCLAIM ALL LIABILITY, INCLUDING LIABILITY FOR INFRINGEMENT OF ANY PROPRIETARY RIGHTS, RELATING TO USE OR IMPLEMENTATION OF INFORMATION IN THIS WHITE PAPER. THE PROVISION OF THIS WHITE PAPER TO YOU DOES NOT PROVIDE YOU WITH ANY LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS. All product names are trademarks, registered trademarks, or servicemarks of their respective owners. Copyright 9, Hewlett-Packard Company, Intel Corporation, Microsoft Corporation, NEC Corporation, ST-NXP Wireless, and Texas Instruments. All rights reserved. 1

Abstract This document describes the methodology used to create the jitter budget for 5 Gb/s operation. The dual Dirac jitter model is introduced and the application of the model to the data channel is demonstrated. The effects of data scrambling on the channel jitter distribution is shown, and then is used to modify the channel jitter model by adding a random jitter component to the model. The system bit error ratio (BER) and jitter benefit of scrambling is demonstrated for USB SuperSpeed operation. Introduction The physical layer section (chapter 6) of the USB 3. specification defines the system jitter budget for SuperSpeed operation at 5 Gb/s. [1] This document describes the methodology used to create the budget, and shows how we use our knowledge of the characteristics of the jitter distribution of a channel over which scrambled data is transmitted to improve the performance of the system. We start by describing the system jitter model, the Dual Dirac model. We then show how the model applies to a typical high speed link. We then demonstrate how the jitter behavior of a data channel differs when carrying scrambled and non-scrambled data. Finally, we use our knowledge of the channel jitter behavior to modify the system jitter model in order to provide a more accurate jitter budget. System Jitter Model The jitter methodology for SuperSpeed USB follows the well known dual Dirac model. The model is described in more detail in references [] and [3], so we offer a brief overview here. In the Dual Dirac model, the density function (PDF) of jitter for the system is described by equation (1) JT = t 1 t DJ t + DJ σ ( t) ( t) DJ ( t) = e + dt πσ (1) Where JT(t) is the total jitter PDF for the system (t) is the PDF for the random (Gaussian) jitter in the system DJ(t) is the PDF for the deterministic (bounded) jitter in the system σ is the root-mean-square (RMS) value of the DJ is the magnitude of the DJ when being described by a dual Dirac (delta) function Essentially, JT(t) is the of having a jitter of magnitude t. The jitter is caused by both random (Gaussian) and deterministic (bounded) sources. The random jitter, (t), is modeled by a normal distribution. The deterministic jitter, DJ(t), is modeled with a dual Dirac function, which as though it were distributed at the maximum values, as shown in Figure 1. 1

.1.5.6.1.4.5.8.6.4.3..4.3...1.1-1 -5 5 1-1 -5 5 1-1 -5 5 1 Random Jitter PDF σ = 3.4ps Deterministic Jitter PDF DJ = 173ps Total Jitter PDF σ = 3.4ps, DJ = 173ps Figure 1. Dual Dirac model for system jitter PDFs As mentioned above, this model is widely used in the industry. One example is described in reference []. SuperSpeed Jitter Budget The jitter budget for USB SuperSpeed operation, taken from the USB 3. specification is shown in Table 1. The random jitter PDF for the system is constructed by convolving the individual random jitter PDFs. The jitter sources are normally distributed with a zero mean. Since the individual PDFs are normally distributed with zero mean, the system PDF will be, too. The expression for the system PDF is ( t) t 1 σ Sysem, rms = e (3) πσ System, rms where the RMS for the system is σ = σ + σ + σ () System, rms Tx, rms Channel, rms Rx, rms The deterministic jitter for the system is constructed by convolving the individual DJ PDFs. In this case, the individual PDFs are modeled with the dual Dirac distribution DJ DJ + δ t δ t DJ ( t) = + (4) where δ(t) is Dirac s delta function, δ ( t), t = 1, t =

Convolution of the individual PDFs is accomplished by adding the individual terms according the equation (5). DJ, System = DJ, Tx + DJ, Channel + DJ, Rx (5) The budget in Table 1 was constructed using the method that we just described. Table 1. SuperSpeed 5 Gb/s jitter budget Jitter component 1, DJ 3 TJ 4 Transmitter.4 41 75 Channel.13 45 75 Receiver.4 57 91 Total 4.3 143 Notes: 1. is the sigma value assuming a Gaussian distribution.. Rj Total is computed as the Root Sum Square of the individual Rj components. 3. Dj budget uses the Dual Dirac method. 4. Tj at a 1-1 BER is calculated as 14.68 * + DJ. Channel Jitter & Data Scrambling An unusual aspect of Table 1 is that it contains an entry for random jitter caused by the interconnect channel (σ channel =.13 ps). Typically, jitter budgets for high speed links include only deterministic channel jitter (i.e. σ channel is zero). Channel is modeled using DJ only for two reasons. First, it is truly deterministic, being dependent upon the data pattern being transmitted on the signal of interest, as well as on nearby signals that are coupled to it. Second, the worst case jitter, being dependent on the data pattern, can occur with high if the worst case data pattern tends to be repetitive. However, with scrambling the channel jitter PDF tends to look more like the dual Dirac model, as Figure shows. The figure was obtained via simulation with a representative SuperSpeed channel. The extremes of the PDF look Gaussian in nature, though as Figure (b) shows, the distribution is clearly bounded. As a result, we conclude that it is valid to model the channel jitter using both a DJ and an component. In order to illustrate the benefit the approach, we construct an alternate jitter budget in which we model the channel jitter as being composed solely of DJ. The budget is summarized in Table, and it shows that with the DJ-only channel jitter model we would end up with a total jitter of 1 ps. In other words, the traditional (DJ-only) approach costs us 1 ps of margin when compared to the DJ+ approach that we use with USB SuperSpeed. This is also illustrated in Figure 3. 3

.14.1.1.8.6.4.. 4 6 8 1 1.E- 1.E-4 1.E-6 1.E-8 1.E-1 1.E-1 1.E-14 1.E-16 1.E-18 1.E- 1.E- 1.E-4 1.E-6 1.E-8 1.E-3 4 6 8 1 (a) Linear scale (b) Log scale Figure. Example USB channel jitter PDF Table. 5 Gb/s jitter budget w/ non-scrambled data assumptions Jitter component 1, DJ 3 TJ 4 Transmitter.4 41 75 Channel 75 75 Receiver.4 57 91 Total 3.4 173 1 Notes: 1. is the sigma value assuming a Gaussian distribution.. Total is computed as the Root Sum Square of the individual Rj components. 3. DJ budget uses the Dual Dirac method. 4. TJ at a 1-1 BER is calculated as 14.68 * + DJ. 4

.6.5 DJ only DJ = 173ps σ = 3.4ps.4.3 DJ + DJ = 143ps σ = 4.3ps..1-1 -5 5 1 time (ps) Figure 3. Comparison of channel jitter PDFs We could also look at the impact on bit error ratio. We calculate the BER for the leading and trailing edges of the data eye using equations (6) and (7). The BER bathtub plots for both cases are plotted in Figure 4. We can interpret the figure in two ways. First, we can see that the BER rate that we obtain using the budget in Table is between 1-4 and 1-5, which is far short of the target BER (1-1 ). On the other hand, the BER for the budget in Table 1 is projected to meet the target of 1-1. The second way in which we can interpret the plot is to look at the margin at the target BER. From the plot, we see that the leading and trailing edge curves of the bathtub plot for the +DJ case intersect at the target BER, from which we conclude that there is zero margin. The curves for the DJ only case show a margin deficit of 1ps. Either way of looking at the BER curves demonstrates the benefit of our SuperSpeed approach. BER lead ( t) DJ DJ + t t =.5 erfc + erfc (6) σ σ 5

BER trail ( t) DJ DJ UI t UI t + =.5 erfc + erfc (7) σ σ DJ only BER 1-4 1.E+ 1.E-1 1.E- 1.E-3 1.E-4 1.E-5 1.E-6 BER 1.E-7 1.E-8 1.E-9 1.E-1 1.E-11 1.E-1 1.E-13 1.E-14 1.E-15-1 ps DJ + BER = 1-1 1 3 4 5 6 7 8 9 1 11 1 13 14 15 16 17 18 19 time (ps) Figure 4. BER Comparison Conclusion In this paper, we have described the jitter budgeting method used for SuperSpeed USB. Data scrambling allows us to model the channel jitter PDF as a true dual Dirac distribution, thereby improving the system jitter margin. Related Documents 1. Universal Serial Bus 3. Specification, revision 1... PCI Express Jitter and Bit Error Rates, Revision 1., PCI-SIG, February 11, 5. 6

3. Jitter Analysis: The dual-dirac Model, /DJ, and Q-Scale, Agilent Technologies, doc. no. 5989-36EN, December 31, 4. 7