Topological Properties



Similar documents
System Interconnect Architectures. Goals and Analysis. Network Properties and Routing. Terminology - 2. Terminology - 1

Lecture 23: Interconnection Networks. Topics: communication latency, centralized and decentralized switches (Appendix E)

Interconnection Network Design

Interconnection Network

Components: Interconnect Page 1 of 18

Interconnection Networks Programmierung Paralleler und Verteilter Systeme (PPV)

Interconnection Networks. Interconnection Networks. Interconnection networks are used everywhere!

Lecture 2 Parallel Programming Platforms

Why the Network Matters

Chapter 15: Distributed Structures. Topology

Chapter 2. Multiprocessors Interconnection Networks

Parallel Programming

Interconnection Networks

Scalability and Classifications

COMP 422, Lecture 3: Physical Organization & Communication Costs in Parallel Machines (Sections 2.4 & 2.5 of textbook)

Annotation to the assignments and the solution sheet. Note the following points

Hyper Node Torus: A New Interconnection Network for High Speed Packet Processors

Lecture 18: Interconnection Networks. CMU : Parallel Computer Architecture and Programming (Spring 2012)

Chapter 12: Multiprocessor Architectures. Lesson 04: Interconnect Networks

Introduction to Parallel Computing. George Karypis Parallel Programming Platforms

Interconnection Networks

The Butterfly, Cube-Connected-Cycles and Benes Networks

LOAD-BALANCED ROUTING IN INTERCONNECTION NETWORKS

Parallel Architectures and Interconnection

Distributed Computing over Communication Networks: Topology. (with an excursion to P2P)

Load balancing in a heterogeneous computer system by self-organizing Kohonen network

CSE 4351/5351 Notes 7: Task Scheduling & Load Balancing

Introduction to Exploration and Optimization of Multiprocessor Embedded Architectures based on Networks On-Chip

From Hypercubes to Dragonflies a short history of interconnect

A RDT-Based Interconnection Network for Scalable Network-on-Chip Designs

Lecture 24: WSC, Datacenters. Topics: network-on-chip wrap-up, warehouse-scale computing and datacenters (Sections )

Advanced Computer Networks. High Performance Networking I

Technology-Driven, Highly-Scalable Dragonfly Topology

Social Media Mining. Graph Essentials

Asynchronous Bypass Channels

Mixed-Criticality Systems Based on Time- Triggered Ethernet with Multiple Ring Topologies. University of Siegen Mohammed Abuteir, Roman Obermaisser

Network Structure or Topology

Novel Hierarchical Interconnection Networks for High-Performance Multicomputer Systems

Kevin Webb, Alex Snoeren, Ken Yocum UC San Diego Computer Science March 29, 2011 Hot-ICE 2011

Behavior Analysis of Multilayer Multistage Interconnection Network With Extra Stages

On-Chip Interconnection Networks Low-Power Interconnect

Generalized DCell Structure for Load-Balanced Data Center Networks

Module 5. Broadcast Communication Networks. Version 2 CSE IIT, Kharagpur

A Source Identification Scheme against DDoS Attacks in Cluster Interconnects

DATA STRUCTURES USING C

Architectural Level Power Consumption of Network on Chip. Presenter: YUAN Zheng

Communication Networks. MAP-TELE 2011/12 José Ruela

Krishna Institute of Engineering & Technology, Ghaziabad Department of Computer Application MCA-213 : DATA STRUCTURES USING C

causeddroppingofthetos-basedroutingrequirementfromtheospfspecication.

2) What is the structure of an organization? Explain how IT support at different organizational levels.

Performance Evaluation of 2D-Mesh, Ring, and Crossbar Interconnects for Chip Multi- Processors. NoCArc 09

Wide Area Networks. Learning Objectives. LAN and WAN. School of Business Eastern Illinois University. (Week 11, Thursday 3/22/2007)

The fat-stack and universal routing in interconnection networks

Cray Gemini Interconnect. Technical University of Munich Parallel Programming Class of SS14 Denys Sobchyshak

Data Center Switch Fabric Competitive Analysis

Leveraging Torus Topology with Deadlock Recovery for Cost-Efficient On-Chip Network

Network System Design Lesson Objectives

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING NATIONAL INSTITUTE OF TECHNOLOGY ROURKELA EFFICIENT ROUTER DESIGN FOR NETWORK ON CHIP

Conclusion and Future Directions

Binary search tree with SIMD bandwidth optimization using SSE


Fault-Tolerant Routing Algorithm for BSN-Hypercube Using Unsafety Vectors

LOGICAL TOPOLOGY DESIGN Practical tools to configure networks

Optimizing Configuration and Application Mapping for MPSoC Architectures

Graph Theory Problems and Solutions

International Journal of Advanced Research in Computer Science and Software Engineering

SIMULATION OF LOAD BALANCING ALGORITHMS: A Comparative Study

Distance Degree Sequences for Network Analysis

Performance of networks containing both MaxNet and SumNet links

Scaling 10Gb/s Clustering at Wire-Speed

5. A full binary tree with n leaves contains [A] n nodes. [B] log n 2 nodes. [C] 2n 1 nodes. [D] n 2 nodes.

Home Page. Data Structures. Title Page. Page 1 of 24. Go Back. Full Screen. Close. Quit

Virtual Landmarks for the Internet

Medial Axis Construction and Applications in 3D Wireless Sensor Networks

6.02 Practice Problems: Routing

Towards a Design Space Exploration Methodology for System-on-Chip

Parallel Computing. Benson Muite. benson.

Chapter 2 Parallel Architecture, Software And Performance

Fault Tolerance in the Block-Shift Network

WAN Wide Area Networks. Packet Switch Operation. Packet Switches. COMP476 Networked Computer Systems. WANs are made of store and forward switches.

Pulsar Realtime Analytics At Scale. Tony Ng April 14, 2015

EMC CENTERA VIRTUAL ARCHIVE

Partitioning and Divide and Conquer Strategies

Scalable Data Center Networking. Amin Vahdat Computer Science and Engineering UC San Diego

Assessment Plan for CS and CIS Degree Programs Computer Science Dept. Texas A&M University - Commerce

vci_anoc_network Specifications & implementation for the SoClib platform

InfiniBand Clustering

Transcription:

Advanced Computer Architecture Topological Properties Routing Distance: Number of links on route Node degree: Number of channels per node Network diameter: Longest minimum routing distance between any two nodes, measured in hops Average distance between all pairs of nodes A network is partitioned by a set of links if their removal disconnects the graph. Bisection width: Minimum number of links whose removal disconnects the graph and cuts it in half

Chain and Ring Chain (Linear Array): N-1 Links -> O(N) complexity Node Degree: 1-2 Diameter = N -1 Average Distance = (N+1)/3 ~ N/3 Bisection Width = 1 Ring (1-D Torus): N bi-directional Links -> O(N) complexity Node Degree: 2 Diameter N is even: N/2 N is odd: (N-1)/2 Average Distance: N is even: N 2 /4/(N-1) N is odd: (N+1)/4 ~ N/4 Bisection Width = 2 2D Mesh and Torus Mesh: 2k(k 1) links Node degree: 2 4 Diameter: 2(k 1) Average distance? Bisection width: k Torus: 2k 2 links Node degree: 4 Diameter: k Average distance? Bisection width: 2k

Multidimensional Meshes 1D mesh 1D torus 2D mesh 3D mesh d dimensional mesh or torus : N = k d 1 x k d 2...x k 1 x k 0 nodes Described by d vector of coordinates (i d 1,..., i 0 ) Where 0 < i j k j for 0 j d 1 d dimensional k ary mesh: N = k d k = d N Described by d vector of radix k coordinate. Diameter = d (k 1) Multidimensional Tori 2D torus d dimensional dimensional k ary torus: Edges wrap around, every node has degree 2d and is connected to nodes that differ by one (mod k) in every dimension. d dimensional k ary cube: unidirectional links

Properties Distance: Relative distance: R = (b d-1 -a d-1,..., b 0 -a 0 ) Traverse r i = b i -a i hops in each dimension Average Distance: d x k/3 for mesh d x k/4 for torus Degree: d to 2d for mesh 2d for torus Bisection width: k d-1 for mesh 2k d-1 for torus Examples Which is the order from low to high bisection width for 1024 nodes of the topologies a) bi-directional 2-D torus, b) bi-directional ring, c) bi-directional 2-D mesh, d) butterfly network e) binary tree? - e), b), c), d), a). - b), e), c), a), d). -e), b), c), a), d) Topology: Which is the complexity in terms of switches of a butterfly network which connects 128 processors with 128 memory units? - 384. - 512-448.

Examples Interconnection networks, topology: Which is the average distance in a butterfly network with 64 nodes? a) 3 b) 4 c) 5 d) 6 = diameter log 2 N, same length for all routes Interconnection networks, topology: How many stages has a butterfly network with 16 nodes? a) 4 b) 6 c) 8 log 2 N d) 16