Next Generation Nickel-Based Bond Pads Enable Copper Wire Bonding
|
|
|
- Timothy Malone
- 9 years ago
- Views:
Transcription
1 Next Generation Nickel-Based Bond Pads Enable Copper Wire Bonding Bob Chylak a, Jamin Ling a, Horst Clauberg a, and Tom Thieme b a Kulicke and Soffa Ind. Inc.,1005 Virginia Drive, Fort Washington, PA 19034, USA b Atotech Deutschland GmbH, Erasmusstraße 20, Berlin, Germany Abstract Copper wire bonding has huge cost advantages over gold wire bonding. As a result, low pin count, heavy wire applications have already been converted to copper wire and many companies are in high volume production. Recently, with the price of gold skyrocketing, conversion of high pin count (>250 I/O), high performance applications to Cu has dramatically accelerated. These high performance devices are increasingly relying on low-k materials under the bond pads. Unfortunately, the 33% greater hardness of Cu compared to gold places even greater stress on these inherently fragile materials. This can result in difficulties with pad damage and cratering of the underlying structures. Advancements have been made to copper wire bonders, tools, and wire that have resolved many of these issues and made fine pitch copper wire bonding feasible. Ni-based bond pads have emerged to solve the pad damage problem. Nickel is about 50% harder than copper and four times harder than aluminum so that it provides greater protection against the higher stress resulting from Cu ball bonding, as well as damage during probe. This is especially beneficial for devices with low-k active circuitry under the bond pad. NiPd, NiPdAu, and/or NiAu have demonstrated their great robustness to receive the Cu wire bonding with a huge wire bonding window without any splash and with excellent reliability. INTRODUCTION Gold wire bonding has overwhelmingly predominated in the industry for more than twenty years because of its high reliability and performance. Other types of wire bonding, such as copper or aluminum, on the other hand, are more popular for heavy wire, low cost applications in consumer products or discrete semiconductor products. As gold prices have risen to historical highs, copper wire bonding has again gained attention for its advantages of low density, high stiffness, low cost, high electrical and thermal conductivities and excellent (intermetallic) reliability with aluminum pad metallization. Fundamental understanding and the infrastructure for fine pitch copper wire bonding has been steadily maturing. Because of its oxidation sensitivity, a special copper bonding kit is necessary to apply an inert or reducing environment when forming a ball through melting prior bonding. Such copper kits have now matured and conversion of gold process to copper is readily achievable. Copper s high modulus relative to Au could also ease the requirements of long, skinny wire for ultra-fine wire applications. High electrical and thermal conductivities and excellent Cu-Al intermetallic reliability further enhance the appeal of copper wire bonding. However, the high stiffness of copper also introduces difficulties during bonding. A higher bonding force is required to respond to its greater work hardening in order to deliver satisfactory bonding integrity. While applying ultrasonic energy during bonding, shear forces add to the already applied normal bonding force. Such shear stress can transmit through bond pad metallization to the brittle, easily fractured dielectrics underneath, leading to pad peeling and bond failure. High hardness of copper could also smear off the soft aluminum during bonding along the ultrasonic direction, which is commonly called Al splash. Significant effort has been focused on optimizing the bonding parameters, such as ultrasonic energy and bonding force, to reduce such pad damage and Al splash with some level of successes. However, as the device technology progresses to finer bond pad pitch and thinner pad metallization, pad management deserves much more attention, not only for copper wire bonding but also for ultra-fine gold wire bonding.
2 BOND PAD STRUCTURE Current bond pad structure migration When the submicron technologies were introduced, multiple metal layer structures were developed to accommodate the demands for complex device functions. In order to structure such multiple metal layers, a planarization process including CMP (chemical-mechanical polishing), via and via filling (typically W or TiW) were adopted. The bond pad structures therefore include varieties of a sea of tungsten vias underneath the Al pads for better current carrying capability. 0.5% or higher Cu was added into the Al or Al-1%Si metallization for better electromigration resistance in ever shrinking geometries. The bond pad design rules at the time restricted any active structure underneath the bond pad to prevent any destructive action from wafer probe testing and/or wire bonding. However, a strong desire of form factor shrinkage led to aggressive BOAC (bond over active circuitry) development [1], pushing wire bonding and probing improvements in addition to robust bond pad structures to minimize concerns for device integrity. For deep submicron technologies beyond 0.27 µm, 0.13 um feature sizes were demanded for further performance with faster, more powerful devices with reduced RC (resistance/capacitance) delays. Cu interconnect and low-k dielectrics were therefore introduced and have now matured. Lower dielectric constant dielectrics are typically porous composite materials that can only tolerate low stresses from bonding or probing. Therefore, Cu interconnect and low-k dielectrics are being used in the lower levels of devices where RC concerns are critical, but medium-k dielectrics such as FSG (fluorosilicate glass) with Al cap finish are used for the top one or two metal layers for power carrying capability and good probing/bonding robustness. Bond Pad Design for Cu wire bonding More than a decade of experience with copper wire bonding has now led to a set of generic bond pad design rules. Ideally, a bond pad with thicker and/or higher yield strength bonding material is desired. As reported in the past [2,3], either alloying Al metal with different dopant types or dopant levels, or designing the Al pad structure differently can increase the composite pad strength and significantly reduce the risk of cratering or other damage to the underlying structures. However, changing the Al metallization or stacking metallization in wafer fab process is not trivial due to the complex process integration and stringent process reliability qualification requirements. Therefore, a minimum Al pad thickness of 1µm is required irrespective of the alloy types (1%Si or 1%Si0.5%Cu). Typically when the Cu layer under the Al is thinner than 1 µm, the Cu wire bonding process has to be well-optimized to achieve a suitable bonding window without pad damage. In contrast, an underlying Cu thickness of more than 1 μm is very robust and generally delivers a good Cu wire bonding process. However, when Al pad thickness is thinner than 7000 Å or even approaching 5000 Å, pad damage is almost always found during Cu wire bonding irrespective of the type of dielectric.
3 Figure 1. Pad Finish Stack Acceptable for Cu Wire Bonding Dielectrics with a medium k, say above 3.2, such as FSG or TEOS SiO 2 typically have much stronger fracture resistance compared to low-k dielectrics. Bonding directly on top of low-k dielectric with either gold or copper wire bonding or even just probe testing such devices without pad damage has typically been found to be impossible [4, 5]. A tougher dielectric layer, either ILD (inter-layer dielectric) or passivation, has to be placed underneath the pad finish to enable robust wire bonding. The use of a sea of via pad structure in conjunction with Cu wire bonding has been found to be detrimental. The tungsten vias in such W-SiO 2 composite structures serve as stress concentrators, causing cracks to propagate along the shortest distance between vias to release the pressure. Therefore, vias should not be placed under any high-stress areas of the bond pad. A peripheral via design for interlayer connection is much more desirable. (a) Pad metal Vias ILD (b) (c) Figure 2: (a) workable bond pad via structure; (b) bond pad design with the sea of vias; (c) crack propagates between vias (top view, after pad metal stripped);
4 BOND PAD SOLUTIONS NEXT GENERATION NI-BASED BOND PAD The ideal next generation bond pad would address the needs of all of the emerging technologies, including copper wire bonding, ultra fine pitch gold wire bonding, ultra low-k dielectrics with rapidly shrinking BPP (bond pad pitch), as well as allowing probing and bonding on the same pad real estate. Ni based bond pad introduction From a mechanical viewpoint for bonding and probing, bringing two materials with distinct material properties together obviously causes a higher amount of deformation in the softer material. As a result, aluminum splash is much more severe in Cu wire bonding than in gold wire bonding. Simultaneously, this deformation thins down the Al metallization underneath the bond, potentially inducing device damage and possibly reducing the bond reliability as the intermetallics grow. Therefore, a harder pad metallization is desirable to protect the underlying structures. Nickel, with a hardness 50% and 70% higher than Cu and Au, respectively, is receiving increasing attention as the predominant alternative to aluminum metallization. It addresses all of the requirements of higher reliability, higher bonding load, protection of fragile structures, compatibility between probing and bonding, and compatibility with Au and Cu wire bonding [4, 5, 6]. Typically, 1 μm to 3 μm thick Ni is deposited on either Al or Cu base metallization. However, as a thin oxide rapidly forms on Ni, a thin noble layer of Au and/or Pd should be used on top of Ni for more robust manufacturability, bondability, and reliability. The combinations of NiAu, NiPdAu, NiPd structures have been matured and are used in many other semiconductor or electronic applications. The layer thickness and stack structure combination may just need to be optimized to be suitable for the next generation bond pad structure of each specific application requirements. Electroless plating bond pad Electrolessly plated Ni-Pd and immersion plated Au has become an established technology in electronic component manufacturing. Recently it has become popular for wafer level, low cost flip chip under bump metal application because of it is low cost, maskless deposition and compatibility with Cu and Al substrates. In this study, a test vehicle with Al pad finish was used. The bond pad pretreatment has to remove any residues or oxide layer from the aluminum alloy deposition process, followed by an alkaline etching to remove the top pad surface layer. Then, an immersion zincation process can provide the required surface protection as well as the necessary roughness characteristics for the subsequent electroless metal deposition. By replacing aluminum elementary with an immersion zinc layer, the surface is protected from forming any oxide layer. Electroless nickel is then plated onto this zinc layer on top of the Al. The stress in the nickel layer is mainly influenced by the phosphorous co-deposit. Typical mid-phosphorous nickel layers can range from 7 to 9.5 %P and generate a tensile stress. Alternative electroless nickel types with a high P content of between 10% and 11% generate a compressive stress. A rather new approach is an additional palladium intermediate layer between Nickel and gold or pure palladium as top metal layer. Acting as an additional protective barrier, the palladium significantly improves the bond pad stability, the corrosion resistance of the nickel and the stress impact of the metallization stack. The complete metal stack is more resistant to metal diffusion during thermal processing steps. Especially the stress impact can be minimized as the individual metal layer can be thinned down without risking nickel corrosion. Palladium not only allows minimizing the thickness of the nickel layer from 5 µm to less then 3 µm, but also eliminates the necessity of gold as the bondable pad surface finish.
5 COPPER WIRE BONDING ON NICKEL/PALLADIUM/GOLD PADS Experimental Nickel/palladium/gold layers were plated onto 1 µm thick Al pads (Al-1%Si-0.5%Cu) of test wafers. An identical test wafer without any Ni/Pd/Au served as a reference. Bonding tests were performed using 0.8 mil Heraeus Maxsoft wire on 50 µm pitch pads at a 165 ºC bond temperature. All bonding was performed using a K&S Max µm Ultra wire bonder with a Microenvironment Copper Kit to provide forming gas (5% / 95% H2 / N2) cover gas during ball formation. The bonding tool was a K&S CuPRAplus capillary with 1.25 mil CD and 60º ICA. All devices were plasma cleaned in a March plasma cleaner for 5 min in Ar at 200 mtorr. Shear and pull measurements were performed using a Dage 4000 tester. Bonding Results Screening study. In an initial screening experiment, devices with eight combinations of Ni/Pd/Au pads and an Al reference device (see Table I) were wire bonded with the same wire bonding parameter set. The bonding parameters were optimized on the Al reference and then applied without further changes to the Ni/Pd/Au pads. As Figure 3 shows, the shear/area response on all of the Ni/Pd/Au-plated devices was essentially the same with average shear per area between 12 and 14 g/mil 2 in each case. These shear/area values were about 6 g/mil 2 higher than those on the Al reference pads. The shear failure mode was through the Cu ball in all cases on the Ni/Pd/Au pads, but failure at the Al-Cu interface for the Al reference device. Top-of-loop pull strengths were between 9 and 9.5 g on all devices, including the Al reference. All wires broke at the neck of the balls. Table I: Ni-Pd-Au Surface Finishes Sample Ni Pd Au (µm) (µm) (µm) Al Ref A B C D E F G H (a) 16 (b) 14 Shear/Area (g/mil 2 ) A A B B C C D D E E F F G G H H ef. ref Ref Std Al pad A 3/0.3/0.03 Ni/Pd/Au B 3/0.3/0.00 Ni/Pd, Au Figure 3: (a) Shear/Area for plating finishes in Table I (b) optical images of failure mode in shear test
6 The higher strength of the Ni allowed bonding without any of the pad splash (Figure 4(a)) that is normally seen in Cu wire bonding on Al pads. Clearly visible in Figure 4(b), such splash can add several microns to the effective ball diameter. The cross sections in Figure 5 of bonded devices demonstrate that there is minimal to no deformation of the Al layer under the Ni layer. For the thinner, 1 μm Ni plating, a slight deformation of 0.2 µm of the underlying Al pad is seen. The thicker, 3 μm Ni plating completely protected the Al from any deformation. In contrast, the thickness of the Al under the Cu ball is often reduced by 80% or more on standard Al pads. (a) (b) (c) Figure 4: (a) Cu ball on Sample F (1um Ni) bonded at 85 ma USG, (b) after acid removal of Cu ball from Sample F, (c) Cu ball on Al ref pad bonded at 80 ma. Note lack of deformation of Ni/Pd/Au pad. (a) (b) Cu Ball Au / Pd Ni Al SiO 2 Figure 5: Cross-sections on Cu ball on (a) Sample A 3 um Ni, 0.3 um Pd, 0.03 um Au and (b) Sample F 1 um Ni, 0.3 um Pd, 0.03 um Au. ULTRASONIC POWER SENSITIVITY STUDY Figure 6 shows the results of an ultrasonic power sensitivity study in which samples A (3 / 0.3 / 0.03 µm Ni/Pd/Au), sample F (1 / 0.3 / 0.03 µm Ni/Pd/Au) and the Al reference device were compared. Ultrasonic energy was incremented in steps of 5 ma while keeping all other bonding parameters fixed. This type of experiments is typically used to establish the bonding window of a process (Table I). The diameter of the copper balls responds very similarly to the ultrasonic energy on both Al and Ni-Pd-Au pads. However, as can be seen from the top line in Figure 6(a), the Al splash adds significantly to the effective ball diameter when bonding on Al pads. Since this splash limits the available space for the ball, it defines the upper limit of useful ultrasonic energies. For this typical 50 µm pitch process with an upper spec limit of 40 µm for the diameter, the ultrasonic energy is limited to 85 ma when bonding on bare Al pads. In contrast, since there is no splash and no pad damage, ultrasonic energies as high as 110 and 115 ma can be used on pads with 1 µm and 3 µm Ni, respectively.
7 Diameter (um) (A) Ultrasonic Power Sensitivity - Ball Diameter A (3um Ni) F (1um Ni) Al ref - ball diam. Al ref - splash diam Upper spec limit USG (mamps) Shear/Area (g/mil2) (B) Ultrasonic Power Sensitivity - Shear/Area A (3um Ni) F (1um Ni) Al ref USG (mamps) Figure 6: (a) Bonded ball diameter and Al splash diameter, (b) shear/area on sample A, F and Al reference The lower spec limit of the bonding window is normally defined by the USG level that gives shear/area at the lower spec limit. This limit is usually set to 5.5 g/mil 2. On the Al pads, this lower ultrasonic limit was found to be 70mA. On the Ni-Pd-Au pads, shear/area was always far above the shear/area spec. Instead, the lower ultrasonic limit was set by the occurrence of NSOP (nonstick on pad). This limit was 70 ma for both of the Ni-Pd-Au samples. The ultrasonic energy range between the lower and upper limits is the bond window. As seen in Table I, the bond window for the nickel pads is approximately three times larger than that on the aluminum pads. Table II: Ultrasonic Bond Window (ma) Min USG Sample no NSOP Min USG Shear > 5.5 g/mil 2 Max USG Dia. < 40 µm Bond Window A (3 µm Ni) F (1 µm Ni) Al ref for ball 85 for splash CONCLUSIONS The advantages of nickel-palladium-gold surface finishes to protect Al pads from the greater stresses of copper wire bonding have been demonstrated. Improvements are seen in elimination of pad splash, elimination of pad damage and a large increase in the bonding window. These lowcost plating finishes can be readily applied to existing wafer designs and provide an alternative to redesigning sensitive pads for Cu wire bonding. Future experiments will test the reliability of these Ni-Pd-Au bond pads when used with Cu wire bonding. Reliability of such pads in Au wire bonding has been shown to exceed that of Au-to-Al wire bonding [7]. ACKNOWLEDGEMENTS Authors would like to thank Alan Slopey at K&S and Sophia Vietrich at Atotech for their dedicated work to support the Cu wire bonding and the electroless plating, respectively, throughout this study. Deep appreciation must be extended to K&S colleagues Matt Meyer, Shai Friedman, Jon Brunner and Frank Keller for their enthusiastic discussions. REFERENCES [1] G Heinen, R.J. Stierman, D Edwards, Wire Bonds over Active Circuits, IEEE Electronic Component Technology Conference (ECTC) 1994
8 [2] TC Wei, AR Daud, Cratering on Thermosonic Copper Ball Wire Bonding, J Material Engineering and Performance, Vol.11(3), Jun 2002, pp.283 [3] L England, T Jiang, Reliability of Copper Wire Bonding to Al Metallization, IEEE Electronic Component Technology Conference (ECTC) 2007, pp.1604 [4] BT Ng, Ganesh VP and C Lee, Optimization of Gold Wire Bonding on Electroless Nickel Immersion Gold for High Temperature Applications, IEEE Electronic Packaging Technology Conference (EPTC) 2006 [5] WA Sasangka, AC Tan, High Temperature Performance Study of Gold wire bonding on a Palladium Bonding Pad, IEEE Electronic Packaging Technology Conference (EPTC) 2006 [6] P.Retchav, et al., Mechanical reliability of Au and Cu wire bonds to Al, Ni-Au and Ni-Pd-Au Capped Cu Bond Pad, Micro Electronic Reliability, 2006 [7] Asaf Hashmonai, Kulicke & Soffa experiment in progress (2008)
Copper Ball Bonding, An Evolving Process Technology
Copper Ball Bonding, An Evolving Process Technology Timothy W. Ellis, Ph. D, Director, Corporate R&D Phone 215-784-5121, fax 215-784-6402, email: [email protected] Lee Levine, Principal Engineer Phone 215-784-6036,
Reliability of Cu Wire Bonds. Randy Schueller, Ph.D. DfR Solutions Minneapolis, MN [email protected]
Reliability of Cu Wire Bonds Randy Schueller, Ph.D. DfR Solutions Minneapolis, MN [email protected] Outline/Agenda Cu Wire Bonding Intro and Trends Quality Concerns Reliability Concerns Failure
Solutions without Boundaries. PCB Surface Finishes. Todd Henninger, C.I.D. Sr. Field Applications Engineer Midwest Region
Solutions without Boundaries PCB Surface Finishes Todd Henninger, C.I.D. Sr. Field Applications Engineer Midwest Region 1 Notice Notification of Proprietary Information: This document contains proprietary
Wire Bonding A Closer Look
ISTFA'91: The 17th International Symposium for Testing & Failure Analysis, Los Angeles, California, USA / 11-15 November 1991 Wire Bonding A Closer Look G. E. Servais and S.D. Brandenburg Delco Electronics
Analysis of BGA Solder Joint Reliability for Selected Solder Alloy and Surface Finish Configurations
Analysis of BGA Solder Joint Reliability for Selected Solder Alloy and Surface Finish Configurations Hugh Roberts / Atotech USA Inc Sven Lamprecht and Christian Sebald / Atotech Deutschland GmbH Mark Bachman,
Bonding Wires for Semiconductor Technology
Bonding Wires for Semiconductor Technology Contents History 4 Superior Bonding Wire Technology 5 Research & Development 6 Bonding Wire Technology Laboratory & Applications 7 Commitment to Product and Service
Advanced Technologies and Equipment for 3D-Packaging
Advanced Technologies and Equipment for 3D-Packaging Thomas Oppert Semicon Russia 15 th May 2014 Outline Short Company Introduction Electroless Plating on Wafer Level Ultra-SB 2 - Wafer Level Solder Balling
Bending, Forming and Flexing Printed Circuits
Bending, Forming and Flexing Printed Circuits John Coonrod Rogers Corporation Introduction: In the printed circuit board industry there are generally two main types of circuit boards; there are rigid printed
Electroplating with Photoresist Masks
Electroplating with Photoresist Masks Revised: 2014-01-17 Source: www.microchemicals.com/downloads/application_notes.html Electroplating - Basic Requirements on the Photoresist Electroplating with photoresist
Lapping and Polishing Basics
Lapping and Polishing Basics Applications Laboratory Report 54 Lapping and Polishing 1.0: Introduction Lapping and polishing is a process by which material is precisely removed from a workpiece (or specimen)
Electroless Nickel / Immersion Gold Process Technology for Improved Ductility of Flex and Rigid-Flex Applications
M44.44kk-growth Electroless Nickel / Immersion Gold Process Technology for Improved Ductility of Flex and Rigid-Flex Applications By: Kuldip Johal and Hugh Roberts - Atotech USA Inc. Sven Lamprecht and
Miniaturizing Flexible Circuits for use in Medical Electronics. Nate Kreutter 3M
Miniaturizing Flexible Circuits for use in Medical Electronics Nate Kreutter 3M Drivers for Medical Miniaturization Market Drivers for Increased use of Medical Electronics Aging Population Early Detection
ENIG with Ductile Electroless Nickel for Flex Circuit Applications
ENIG with Ductile Electroless Nickel for Flex Circuit Applications Yukinori Oda, Tsuyoshi Maeda, Chika Kawai, Masayuki Kiso, Shigeo Hashimoto C.Uyemura & Co., Ltd. George Milad and Donald Gudeczauskas
Wafer Level Testing Challenges for Flip Chip and Wafer Level Packages
Wafer Level Testing Challenges for Flip Chip and Wafer Level Packages by Lim Kok Hwa and Andy Chee STATS ChipPAC Ltd. 5 Yishun Street 23, Singapore 768442 [email protected]; [email protected]
Desmear and Plating Through Hole Considerations and Experiences for Green PCB Production
Desmear and Plating Through Hole Considerations and Experiences for Green PCB Production Gerd Linka, (Neil Patton) Atotech Deutschland GmbH Berlin, Germany Abstract With the latest legislations from RoHS
, Yong-Min Kwon 1 ) , Ho-Young Son 1 ) , Jeong-Tak Moon 2 ) Byung-Wook Jeong 2 ) , Kyung-In Kang 2 )
Effect of Sb Addition in Sn-Ag-Cu Solder Balls on the Drop Test Reliability of BGA Packages with Electroless Nickel Immersion Gold (ENIG) Surface Finish Yong-Sung Park 1 ), Yong-Min Kwon 1 ), Ho-Young
Ball Grid Array (BGA) Technology
Chapter E: BGA Ball Grid Array (BGA) Technology The information presented in this chapter has been collected from a number of sources describing BGA activities, both nationally at IVF and reported elsewhere
Specification for Electroless Nickel/ Electroless Palladium/ Immersion Gold (ENEPIG) Plating for Printed Circuit Boards
Specification for Electroless Nickel/ Electroless Palladium/ Immersion Gold (ENEPIG) Plating for Printed Circuit Boards Developed by the Plating Processes Subcommittee (4-14) of the Fabrication Processes
The Interactions between SNAGCU Solder and NI(P)/AU, NI(P)/PD/AU UBMS
The Interactions between SNAGCU Solder and NI(P)/AU, NI(P)/PD/AU UBMS Jui-Yun Tsai, Josef Gaida, Gerhard Steinberger and Albrecht Uhlig Atotech Deutschland GmbH Berlin, Germany ABSTRACT The metallurgical
Wafer Bumping & Wafer Level Packaging for 300mm Wafer
31 st International Conference on Electronics Manufacturing and Technology - IEMT 2006 8-10 November 2006 Sunway Resort Hotel, Petaling Jaya, Malaysia Wafer Bumping & Wafer Level Packaging for 300mm Wafer
Advanced VLSI Design CMOS Processing Technology
Isolation of transistors, i.e., their source and drains, from other transistors is needed to reduce electrical interactions between them. For technologies
Chip-on-board Technology
Hybrid Technology The trend in electronics is to continue to integrate more and more functions and numbers of components into a single, smaller assembly. Hybrid circuit technology is a key method of increasing
Mechanical Properties of Metals Mechanical Properties refers to the behavior of material when external forces are applied
Mechanical Properties of Metals Mechanical Properties refers to the behavior of material when external forces are applied Stress and strain fracture or engineering point of view: allows to predict the
Flex Circuit Design and Manufacture.
Flex Circuit Design and Manufacture. Hawarden Industrial Park, Manor Lane, Deeside, Flintshire, CH5 3QZ Tel 01244 520510 Fax 01244 520721 [email protected] www.merlincircuit.co.uk Flex Circuit
Winbond W2E512/W27E257 EEPROM
Construction Analysis Winbond W2E512/W27E257 EEPROM Report Number: SCA 9703-533 Global Semiconductor Industry the Serving Since 1964 15022 N. 75th Street Scottsdale, AZ 85260-2476 Phone: 602-998-9780 Fax:
Fraunhofer ISIT, Itzehoe 14. Juni 2005. Fraunhofer Institut Siliziumtechnologie (ISIT)
Research and Development centre for Microelectronics and Microsystems Applied Research, Development and Production for Industry ISIT applies an ISO 9001:2000 certified quality management system. Certificate
Lecture 030 DSM CMOS Technology (3/24/10) Page 030-1
Lecture 030 DSM CMOS Technology (3/24/10) Page 030-1 LECTURE 030 - DEEP SUBMICRON (DSM) CMOS TECHNOLOGY LECTURE ORGANIZATION Outline Characteristics of a deep submicron CMOS technology Typical deep submicron
Material data sheet. EOS StainlessSteel GP1 for EOSINT M 270. Description, application
EOS StainlessSteel GP1 for EOSINT M 270 A number of different materials are available for use with EOSINT M systems, offering a broad range of e-manufacturing applications. EOS StainlessSteel GP1 is a
Molded. By July. A chip scale. and Omega. Guidelines. layer on the silicon chip. of mold. aluminum or. Bottom view. Rev. 1.
Application Note PAC-006 By J. Lu, Y. Ding, S. Liu, J. Gong, C. Yue July 2012 Molded Chip Scale Package Assembly Guidelines Introduction to Molded Chip Scale Package A chip scale package (CSP) has direct
FEATURES AND BENEFITS OF DIFFERENT PLATINUM ALLOYS. Kris Vaithinathan and Richard Lanam Engelhard Corporation
FEATURES AND BENEFITS OF DIFFERENT PLATINUM ALLOYS Kris Vaithinathan and Richard Lanam Engelhard Corporation Introduction There has been a significant increase in the world wide use of platinum for jewelry
Engine Bearing Materials
Engine Bearing Materials Dr. Dmitri Kopeliovich (Research & Development Manager) The durable operation of an engine bearing is achieved if its materials combine high strength (load capacity, wear resistance,
Balancing the Electrical and Mechanical Requirements of Flexible Circuits. Mark Finstad, Applications Engineering Manager, Minco
Balancing the Electrical and Mechanical Requirements of Flexible Circuits Mark Finstad, Applications Engineering Manager, Minco Table of Contents Abstract...............................................................................................
Coating Thickness and Composition Analysis by Micro-EDXRF
Application Note: XRF Coating Thickness and Composition Analysis by Micro-EDXRF www.edax.com Coating Thickness and Composition Analysis by Micro-EDXRF Introduction: The use of coatings in the modern manufacturing
Electroplating aspects in 3D IC Technology
Electroplating aspects in 3D IC Technology Dr. A. Uhlig Atotech Deutschland GmbH Semiconductor R&D Atotech @ Sematech Workshop San Diego/Ca 2008-09-26 3D Advanced Packaging Miniaturization in size and
A NEW FRONTIER FOR DEPOSIT STRESS MEASUREMENTS
A NEW FRONTIER FOR DEPOSIT STRESS MEASUREMENTS By Frank H. Leaman Specialty Testing and Development Company, Inc. York, PA USA ABSTRACT Internal stress exists as an inherent force within electroplated
Flip Chip Package Qualification of RF-IC Packages
Flip Chip Package Qualification of RF-IC Packages Mumtaz Y. Bora Peregrine Semiconductor San Diego, Ca. 92121 [email protected] Abstract Quad Flat Pack No Leads (QFNs) are thermally enhanced plastic packages
SURFACE FINISHING FOR PRINTED CIRCUIT BOARDS
SURFACE FINISHING FOR PRINTED CIRCUIT BOARDS In a world of ever-increasing electronic component complexity and pin count requirements for component packaging, focus is once again on the age-old question
A Manufacturing Technology Perspective of: Embedded Die in Substrate and Panel Based Fan-Out Packages
A Manufacturing Technology Perspective of: Embedded Die in Substrate and Panel Based Fan-Out Packages Bernd K Appelt Director WW Business Development April 24, 2012 Table of Content Definitions Wafer Level
Assessment and Solutions for Hole Wall Pull Away in High Tg and High Technology Laminate Materials
Assessment and Solutions for Hole Wall Pull Away in High Tg and High Technology Laminate Materials Neil Patton Atotech Deutschland GmbH Erasmusstrasse 20 10553 Berlin Germany ABSTRACT Today the use of
Neutral type Auto-Catalytic Electroless Gold Plating Process Abstract 1. Introduction 2. Experiment and Results
Neutral type Auto-Catalytic Electroless Gold Plating Process Don Gudeczauskas, Uyemura International Corporation Seiji Nakatani, Masayuki Kiso, Shigeo Hashimoto, C.Uyemura & Co., Ltd Abstract In order
An Ammonium-free, Acid. Zinc/Nickel (12-15% Ni) Process
An Ammonium-free, Acid Zinc/Nickel (12-15% Ni) Process Requirements of an acid zinc/nickel process Technical requirements High plating speed (current efficiency up to 90 %) High thicknesses of deposits
Copyright 2008 IEEE. Reprinted from ECTC2008 Proceedings.
Copyright 2008 IEEE. Reprinted from ECTC2008 Proceedings. This material is posted here with permission of the IEEE. Such permission of the IEEE does not in any way imply IEEE endorsement of any of Amkor
POWER GOLD FOR 175 C Tj-max
POWER GOLD FOR 175 C Tj-max James J. Wang and Bob Baird Motorola Inc. Tempe, Arizona USA [email protected] ABSTRACT Automotive is requesting engine control IC to operate in 145 C ambient. Power
THE IMPACT OF YIELD STRENGTH OF THE INTERCONNECTOR ON THE INTERNAL STRESS OF THE SOLAR CELL WITHIN A MODULE
5th World Conference on Photovoltaic Energy Conversion, 6-1 September 21, Valencia, Spain THE IMPACT OF YIELD STRENGTH OF THE INTERCONNECTOR ON THE INTERNAL STRESS OF THE SOLAR CELL WITHIN A MODULE Y.
Pb-Free Plating for Electronic Components
Pb-Free Plating for Electronic Components by Morimasa Tanimoto *, Hitoshi Tanaka *, Satoshi Suzuki * and Akira Matsuda * The authors have developed Pb-free tin alloy plating materials. Preliminary ABSTRACT
PRINTED CIRCUIT BOARD SURFACE FINISHES - ADVANTAGES AND DISADVANTAGES
PRINTED CIRCUIT BOARD SURFACE FINISHES - ADVANTAGES AND DISADVANTAGES By Al Wright, PCB Field Applications Engineer Epec Engineered Technologies Anyone involved within the printed circuit board (PCB) industry
Solid shape molding is not desired in injection molding due to following reasons.
PLASTICS PART DESIGN and MOULDABILITY Injection molding is popular manufacturing method because of its high-speed production capability. Performance of plastics part is limited by its properties which
SURFACE FINISHES. Technical Webinar DELIVERING QUALITY SINCE 1952.
SURFACE FINISHES Technical Webinar DELIVERING QUALITY SINCE 1952. Overview: The printed circuit board surface finish forms a critical interface between the component to be assembled and the bare PCB. The
CHAPTER 5. OVERVIEW OF THE MANUFACTURING PROCESS
CHAPTER 5. OVERVIEW OF THE MANUFACTURING PROCESS 5.1 INTRODUCTION The manufacturing plant considered for analysis, manufactures Printed Circuit Boards (PCB), also called Printed Wiring Boards (PWB), using
Effect of PWB Plating on the Microstructure and Reliability of SnAgCu Solder Joints
Effect of PWB Plating on the Microstructure and Reliability of SnAgCu Solder Joints Y. Zheng, C. Hillman, P. McCluskey CALCE Electronic Products and Systems Center A. James Clark School of Engineering
MMIC packaging. 1. Introduction 2. Data interface. Data submittal methods. Data formats. Single chip & MCM solutions. Contents
MMIC packaging MMIC packaging Contents 1. Introduction Page 2 2. Data Interface Page 2 3. Microwave package design requirement Page 3 4. Materials Page 3 5. Package layout design guidelines Page 4 6. Package
Dual Integration - Verschmelzung von Wafer und Panel Level Technologien
ERÖFFNUNG DES INNOVATIONSZENTRUMS ADAPTSYS Dual Integration - Verschmelzung von Wafer und Panel Level Technologien Dr. Michael Töpper BDT Introduction Introduction Why do we need such large machines to
HDI. HDI = High Density Interconnect. Kenneth Jonsson Bo Andersson. NCAB Group
HDI HDI = High Density Interconnect Kenneth Jonsson Bo Andersson NCAB Group Definitions / Standards (IPC) Pros & Cons Key equipment Build-ups Choice of material Design rules IPC HDI reliability (µvia stacked
Lecture 12. Physical Vapor Deposition: Evaporation and Sputtering Reading: Chapter 12. ECE 6450 - Dr. Alan Doolittle
Lecture 12 Physical Vapor Deposition: Evaporation and Sputtering Reading: Chapter 12 Evaporation and Sputtering (Metalization) Evaporation For all devices, there is a need to go from semiconductor to metal.
Probe Needle Wear and Contact Resistance
Probe Needle Wear and Contact Resistance Jerry J. Broz, Ph.D. Research and Development Advanced Probing Systems, Inc. Boulder, Colorado Reynaldo M. Rincon Probe Coordinator Texas Instruments, Inc. Dallas,
Good Boards = Results
Section 2: Printed Circuit Board Fabrication & Solderability Good Boards = Results Board fabrication is one aspect of the electronics production industry that SMT assembly engineers often know little about.
How to Build a Printed Circuit Board. Advanced Circuits Inc 2004
How to Build a Printed Circuit Board 1 This presentation is a work in progress. As methods and processes change it will be updated accordingly. It is intended only as an introduction to the production
TechCut 4 Precision Low Speed Saw
Product Brochure TechCut 4 Precision Low Speed Saw 3" - 6" Blade Range Digital Speed Display 1-Micron Sample Indexing Spring-Loaded Dressing Stick Attachment All Aluminum & Stainless Steel Construction
Anodizing Reference Guide
Anodizing Reference Guide Type Thickness Type II Conventional coatings produced 1.8µ-25.4µ from sulfuric acid bath Type I A Conventional coatings produced 0.5µ-7.6µ (microns) from chromic acid bath Type
PCB Assembly Guidelines for Intersil Wafer Level Chip Scale Package Devices
Assembly Guidelines for Intersil Wafer Level Chip Scale Package Devices Introduction There is an industry-wide trend towards using the smallest package possible for a given pin count. This is driven primarily
Vertical Probe Alternative for Cantilever Pad Probing
Robert Doherty Analog Devices, Inc. Robert Rogers Wentworth Laboratories, Inc. Vertical Probe Alternative for Cantilever Pad Probing June 8-11, 8 2008 San Diego, CA USA Introduction This presentation summarizes
Contamination. Cleanroom. Cleanroom for micro and nano fabrication. Particle Contamination and Yield in Semiconductors.
Fe Particles Metallic contaminants Organic contaminants Surface roughness Au Particles SiO 2 or other thin films Contamination Na Cu Photoresist Interconnect Metal N, P Damages: Oxide breakdown, metal
Electron Beam and Sputter Deposition Choosing Process Parameters
Electron Beam and Sputter Deposition Choosing Process Parameters General Introduction The choice of process parameters for any process is determined not only by the physics and/or chemistry of the process,
COATED CARBIDE. TiN. Al 2 O 3
COATED CARBIDE GENERAL INFORMATION CVD = Chemical Vapour Deposition coated grades GC2015, GC2025, GC2135, GC235, GC3005, GC3015, GC3020, GC3025, GC3115, GC4015, GC4025, GC4035, S05F, and CD1810. PVD =
Mounting Instructions for SP4 Power Modules
Mounting Instructions for SP4 Power Modules Pierre-Laurent Doumergue R&D Engineer Microsemi Power Module Products 26 rue de Campilleau 33 520 Bruges, France Introduction: This application note gives the
Rogers 3003, 3006, 3010, 3035, 3203, 3206, 3210
Stocked Materials: RIGID STANDARD FR4 High Tg 170c Black FR4 Polyclad 370HR (Lead Free) HIGH RELIABILITY Polyimide (Arlon 85N, Isola P96) BT (G200) HIGH FREQUENCY: Park Nelco 4000-13, 4000-13si Getek Gore
Power Dissipation Considerations in High Precision Vishay Sfernice Thin Film Chips Resistors and Arrays (P, PRA etc.) (High Temperature Applications)
VISHAY SFERNICE Resistive Products Application Note ABSTRACT On our thin film chips resistors and arrays the main path for the heat, more than 90 %, is conduction through the body of the component, the
Development of Ultra-Multilayer. printed circuit board
Development of Ultra-Multilayer Printed Circuit Board Yasuyuki Shinbo Using the multilayer and characteristic impedance control technologies cultivated in the field of telecommunications, OKI Printed Circuits
Taking the Pain Out of Pb-free Reflow
Taking the Pain Out of Pb-free Reflow Paul N. Houston & Brian J. Lewis Siemens Dematic Electronics Assembly Systems (770) 797-3362 Presented at APEX 2003, Anaheim CA Daniel F. Baldwin Engent, Inc. Norcross,
Alternatives To HASL: Users Guide For Surface Finishes
Alternatives To HASL: Users Guide For Surface Finishes By Dan T. Parquet and David W. Boggs Merix Corporation, Forest Grove, OR INTRODUCTION A great deal of controversy continues to surround the use of
Improved Contact Formation for Large Area Solar Cells Using the Alternative Seed Layer (ASL) Process
Improved Contact Formation for Large Area Solar Cells Using the Alternative Seed Layer (ASL) Process Lynne Michaelson, Krystal Munoz, Jonathan C. Wang, Y.A. Xi*, Tom Tyson, Anthony Gallegos Technic Inc.,
ECP Embedded Component Packaging Technology
ECP Embedded Component Packaging Technology A.Kriechbaum, H.Stahr, M.Biribauer, N.Haslebner, M.Morianz AT&S Austria Technologie und Systemtechnik AG Abstract The packaging market has undergone tremendous
Evaluating Surface Roughness of Si Following Selected Lapping and Polishing Processes
Applications Laboratory Report 86 Evaluating Surface Roughness of Si Following Selected Processes Purpose polishing of samples is a common application and required for a variety of manufacturing and research
Conductivity of silicon can be changed several orders of magnitude by introducing impurity atoms in silicon crystal lattice.
CMOS Processing Technology Silicon: a semiconductor with resistance between that of conductor and an insulator. Conductivity of silicon can be changed several orders of magnitude by introducing impurity
Choosing a Low-Cost Alternative to SAC Alloys for PCB Assembly
Choosing a Low-Cost Alternative to SAC Alloys for PCB Assembly Our thanks to Indium Corporation for allowing us to reprint the following article. By Brook Sandy and Ronald C. Lasky, PhD, PE., Indium Corporation
Lead & Magnet Wire Connection Methods Using the Tin Fusing Method Joyal A Division of AWE, Inc.
Lead & Magnet Wire Connection Methods Using the Tin Fusing Method Joyal A Division of AWE, Inc. Abstract The technology for connecting lead and magnet wires for electric motors and electro mechanical devices
DESIGN GUIDELINES FOR LTCC
DESIGN GUIDELINES FOR LTCC HERALOCK HL2000 MATERIALS SYSTEM Preliminary Guideline Release 1.0 CONTENTS 1. INTRODUCTION 1.1. GLOSSARY OF TERMS 1.2. LTCC PROCESS FLOW DIAGRAM 1.3. UNITS OF MEASURE 2. PROCESSING
Problems in Welding of High Strength Aluminium Alloys
Singapore Welding Society Newsletter, September 1999 Problems in Welding of High Strength Aluminium Alloys Wei Zhou Nanyang Technological University, Singapore E-mail: [email protected] Pure aluminium has
AUSTENITIC STAINLESS DAMASCENE STEEL
AUSTENITIC STAINLESS DAMASCENE STEEL Damasteel s austenitic stainless Damascene Steel is a mix between types 304L and 316L stainless steels which are variations of the 18 percent chromium 8 percent nickel
J H Liao 1, Jianshe Tang 2,b, Ching Hwa Weng 2, Wei Lu 2, Han Wen Chen 2, John TC Lee 2
Solid State Phenomena Vol. 134 (2008) pp 359-362 Online available since 2007/Nov/20 at www.scientific.net (2008) Trans Tech Publications, Switzerland doi:10.4028/www.scientific.net/ssp.134.359 Metal Hard
FLEXIBLE CIRCUITS MANUFACTURING
IPC-DVD-37 FLEXIBLE CIRCUITS MANUFACTURING Below is a copy of the narration for DVD-37. The contents of this script were developed by a review group of industry experts and were based on the best available
Weld Cracking. An Excerpt from The Fabricators' and Erectors' Guide to Welded Steel Construction. The James F. Lincoln Arc Welding Foundation
Weld Cracking An Excerpt from The Fabricators' and Erectors' Guide to Welded Steel Construction The James F. Lincoln Arc Welding Foundation Weld Cracking Several types of discontinuities may occur in welds
Specializing in Open Cavity Packages & Complete IC Assembly Services ISO 9001:2008 Certified and ITAR Registered
TowerJazz Global Symposium Specializing in Open Cavity Packages & Complete IC Assembly Services and TowerJazz Global Symposium Quik-Pak a division of Delphon Industries 2011 Gold Sponsor and TowerJazz
Ultra Reliable Embedded Computing
A VersaLogic Focus on Reliability White Paper Ultra Reliable Embedded Computing The Clash between IPC Class 3 Requirements and Shrinking Geometries Contents Introduction...1 Case in Point: IPC Class 3
Evaluation of Soft Soldering on Aluminium Nitride (AlN) ESTEC Contract No. 19220/05/NL/PA. CTB Hybrids WG ESTEC-22nd May 2007
Evaluation of Soft Soldering on Aluminium Nitride (AlN) ESTEC Contract No. 19220/05/NL/PA CTB Hybrids WG ESTEC-22nd May 2007 Evaluation of Soft Soldering on AlN Schedule Project presentation Feasibility
Selective Soldering Defects and How to Prevent Them
Selective Soldering Defects and How to Prevent Them Gerjan Diepstraten Vitronics Soltec BV Introduction Two major issues affecting the soldering process today are the conversion to lead-free soldering
Cutting Tool Materials
Training Objectives After watching the video and reviewing this printed material, the viewer will gain knowledge and understanding of cutting tool metallurgy and specific tool applications for various
Semiconductor Packaging Assembly Technology
Introduction This chapter describes the fundamentals of the processes used by National Semiconductor to assemble IC devices in electronic packages. Electronic packaging provides the interconnection from
Chapter Outline Dislocations and Strengthening Mechanisms
Chapter Outline Dislocations and Strengthening Mechanisms What is happening in material during plastic deformation? Dislocations and Plastic Deformation Motion of dislocations in response to stress Slip
Sputtered AlN Thin Films on Si and Electrodes for MEMS Resonators: Relationship Between Surface Quality Microstructure and Film Properties
Sputtered AlN Thin Films on and Electrodes for MEMS Resonators: Relationship Between Surface Quality Microstructure and Film Properties S. Mishin, D. R. Marx and B. Sylvia, Advanced Modular Sputtering,
Chapter Outline Dislocations and Strengthening Mechanisms
Chapter Outline Dislocations and Strengthening Mechanisms What is happening in material during plastic deformation? Dislocations and Plastic Deformation Motion of dislocations in response to stress Slip
SMD Power Elements Design Guide. 50 A SMD Technology Small Size High Current
SMD Power Elements Design Guide 50 A SMD Technology Small Size High Current Contents Surface Mount Technology & Assembly Surface Pad Geometry & Stencil Technical Data Qualification Reliability Test 2 www.we-online.com
Customer Service Note Lead Frame Package User Guidelines
Customer Service Note Lead Frame Package User Guidelines CSN30: Lead Frame Package User Guidelines Introduction Introduction When size constraints allow, the larger-pitched lead-frame-based package design
X-RAY TUBE SELECTION CRITERIA FOR BGA / CSP X-RAY INSPECTION
X-RAY TUBE SELECTION CRITERIA FOR BGA / CSP X-RAY INSPECTION David Bernard Dage Precision Industries Inc. Fremont, California [email protected] ABSTRACT The x-ray inspection of PCB assembly processes
DRIVING COST OUT OF YOUR DESIGNS THROUGH YOUR PCB FABRICATOR S EYES!
4/3/2013 S THROUGH YOUR PCB FABRICATOR S EYES! Brett McCoy Eagle Electronics Schaumburg IL. New England Design and Manufacturing Tech Conference Brett McCoy: Vice President / Director of Sales Circuit
Comparison of Advanced PoP Package Configurations
Comparison of Advanced PoP Package Configurations By Hamid Eslampour, SeongMin Lee, SeongWon Park, TaeKeun Lee, InSang Yoon, YoungChul Kim STATS ChipPAC Inc. 47400 Kato Rd Fremont, CA 94538 Copyright 2010.
Electronic Board Assembly
Electronic Board Assembly ERNI Systems Technology Systems Solutions - a one stop shop - www.erni.com Contents ERNI Systems Technology Soldering Technologies SMT soldering THR soldering THT soldering -
