Schedule. 9:00-9:10 Section 1 - Basic intro to power and energy. 9:30-9:45 Section 3 - Component specific measurement techniques
|
|
|
- Jennifer Gregory
- 7 years ago
- Views:
Transcription
1 Schedule 9:00-9:10 Section 1 - Basic intro to power and energy 9:10-9:30 Section 2 - Devices for measuring power 9:30-9:45 Section 3 - Component specific measurement techniques 9:45-10:00 Section 4 - Advanced power measurement concepts 10:00-10:30 Section 5 Memory and Compute on various platforms 10:30-11:00 Coffee Break (Dinning Hall) 11:00-11:30 Section 6 - Instruction-based power models 11:30-11:50 Section 7 - Open discussion 11:50-12:00 Section 8 - Summary and conclusion
2 Advanced Concepts Multicore and uncore Sleep states Voltage-frequency scaling Managing temperature variations SKU and manufacturing variability Synchronizing power measurements with application phases Impact of manufacturing process
3 Advanced Concepts Multicore and uncore Sleep states Voltage-frequency scaling Managing temperature variations SKU and manufacturing variability Synchronizing power measurements with application phases Impact of manufacturing process
4 Multicore and Uncore
5 Multicore and Uncore 7-10 watts per core + 12 watts uncore
6 Multicore and Uncore
7 Advanced Concepts Multicore and uncore Sleep states Voltage-frequency scaling Managing temperature variations SKU and manufacturing variability Synchronizing power measurements with application phases Impact of manufacturing process
8 C-States Core i7 3770K (IVB) C-State Power (watts) Description C Normal execution C Core halted; Core state and L1 cache still resident C3 7.2 Core, L1, and L2 powered down
9 i7z
10 C-States
11 Advanced Concepts Multicore and uncore Sleep states Voltage-frequency scaling Managing temperature variations SKU and manufacturing variability Synchronizing power measurements with application phases Impact of manufacturing process
12 Voltage- Frequency Scaling P-States Haswell 4770K DVFS Settings Frequency (GHz) Voltage (Volts) Core Voltage (Volts) y = 0.11x Frequency (GHz)
13 Voltage- Frequency Scaling HSW DVFS Power HSW Energy Efficiency Average Power (Watts) AVX Expon. (AVX) y = 8.00e 0.52x Efficiency (GFLOPS/Watt) AVX Frequency (GHz) Frequency (GHz) - - Most efficient at 2.0 GHz - - Save 18% of Energy by sacrificing 43% of performance
14 Voltage Frequency Scaling Core i7 3770K
15 Overclocking [Nick Shih, Sep 2012] Overclocked to GHz (Core Voltage: 1.92 V)
16 Voltage Frequency Scaling Frequency Scaling DGEMM Voltage-Frequency Scaling DGEMM nce Power (Watts) V 1.1 V 1.0 V Linear (1.2 V) Linear (1.1 V) Energy (Joules) Static Cost Dynamic Cost Frequency (GHz) Linear (1.0 V) Frequency (GHz) Efficient Operations Less Overhead
17 Advanced Concepts Multicore and uncore Sleep states Voltage-frequency scaling Managing temperature variations SKU and manufacturing variability Synchronizing power measurements with application phases Impact of manufacturing process
18 Temperature Variations Power (watts) Temperature (C) Idle Cold Idle - Hot Kernel -- Cold Kernel -- Hot 48 72
19 Advanced Concepts Multicore and uncore Sleep states Voltage-frequency scaling Managing temperature variations SKU and manufacturing variability Synchronizing power measurements with application phases Impact of manufacturing process
20 SKU and Manufacturing Variability NAS MG.C.8 -- Intel Xeon E Average Watts 64 Processors Ordered by Average Watts Source: Rountree, Barry, et al. "Beyond DVFS: A first look at performance under a hardware-enforced power bound." Parallel and Distributed Processing Symposium Workshops & PhD Forum (IPDPSW), 2012 IEEE 26th International. IEEE, watts, Range of 10%
21 Advanced Concepts Multicore and uncore Sleep states Voltage-frequency scaling Managing temperature variations SKU and manufacturing variability Synchronizing power measurements with application phases Impact of manufacturing process
22 Application Phases
23 Advanced Concepts Multicore and uncore Sleep states Voltage-frequency scaling Managing temperature variations SKU and manufacturing variability Synchronizing power measurements with application phases Impact of manufacturing process
24 Impact of manufacturing process Kenneth Czechowski, Victor W. Lee, Ed Grochowski, Ronny Ronen, Ronak Singhal, Pradeep Dubey, and Richard Vuduc. Improving the energy efficiency of big cores. In Proc. ACM/IEEE Int l. Symp. on Computer Architecture (ISCA), Minneapolis, MN, USA, June 2014.
25 Process Technology Node Generations of the Intel Core i7 LONGITUDINAL STUDY: CORE I7 PROCESSOR 45nm Penryn (2007) Tock Nehalem (2009) Tick 32nm Westmere (2010) Tock Sandy Bridge! (2011) Tick 22nm Ivy Bridge (2012) Tock Haswell (2013) Core Nehalem Sandy Bdg Haswell Microarchitecture Generation
26 Process Technology Node Generations of the Intel Core i7 LONGITUDINAL STUDY: CORE I7 PROCESSOR 45nm Penryn (2007) Tock Nehalem (2009) Tick 32nm Westmere (2010) Tock Sandy Bridge! (2011) Tick 22nm Ivy Bridge (2012) Tock Haswell (2013) Core Nehalem Sandy Bdg Haswell Microarchitecture Generation
27 Impact of process technology PROCESS TECHNOLOGY NODES NHM (45nm) vs WSM (32nm) SNB (32nm) vs IVB (22nm) Impact of 32nm process technology step Impact of 22nm process technology step WSM Power (Watts) y = 0.57x R² = 0.97 IVB Power Watts) y = 0.68x R² = NHM Power (Watts) SNB Power (Watts) 1.45x Improvement 1.65x Improvement
CPU Session 1. Praktikum Parallele Rechnerarchtitekturen. Praktikum Parallele Rechnerarchitekturen / Johannes Hofmann April 14, 2015 1
CPU Session 1 Praktikum Parallele Rechnerarchtitekturen Praktikum Parallele Rechnerarchitekturen / Johannes Hofmann April 14, 2015 1 Overview Types of Parallelism in Modern Multi-Core CPUs o Multicore
Performance of Software Switching
Performance of Software Switching Based on papers in IEEE HPSR 2011 and IFIP/ACM Performance 2011 Nuutti Varis, Jukka Manner Department of Communications and Networking (COMNET) Agenda Motivation Performance
Innovativste XEON Prozessortechnik für Cisco UCS
Innovativste XEON Prozessortechnik für Cisco UCS Stefanie Döhler Wien, 17. November 2010 1 Tick-Tock Development Model Sustained Microprocessor Leadership Tick Tock Tick 65nm Tock Tick 45nm Tock Tick 32nm
Memory Performance at Reduced CPU Clock Speeds: An Analysis of Current x86 64 Processors
Memory Performance at Reduced CPU Clock Speeds: An Analysis of Current x86 64 Processors Robert Schöne, Daniel Hackenberg, and Daniel Molka Center for Information Services and High Performance Computing
Stovepipes to Clouds. Rick Reid Principal Engineer SGI Federal. 2013 by SGI Federal. Published by The Aerospace Corporation with permission.
Stovepipes to Clouds Rick Reid Principal Engineer SGI Federal 2013 by SGI Federal. Published by The Aerospace Corporation with permission. Agenda Stovepipe Characteristics Why we Built Stovepipes Cluster
Cycles for Competitiveness: A View of the Future HPC Landscape
Cycles for Competitiveness: A View of the Future HPC Landscape October 6, 2010 Stephen R. Wheat, Ph.D. Sr. Director, HPC WW Business Operations Intel, Data Center Group Legal Disclaimer Intel may make
Dynamic resource management for energy saving in the cloud computing environment
Dynamic resource management for energy saving in the cloud computing environment Liang-Teh Lee, Kang-Yuan Liu, and Hui-Yang Huang Department of Computer Science and Engineering, Tatung University, Taiwan
Multi-core and Linux* Kernel
Multi-core and Linux* Kernel Suresh Siddha Intel Open Source Technology Center Abstract Semiconductor technological advances in the recent years have led to the inclusion of multiple CPU execution cores
Intel Xeon Processor E5-2600
Intel Xeon Processor E5-2600 Best combination of performance, power efficiency, and cost. Platform Microarchitecture Processor Socket Chipset Intel Xeon E5 Series Processors and the Intel C600 Chipset
New Developments in Processor and Cluster. Technology for CAE Applications
7. LS-DYNA Anwenderforum, Bamberg 2008 Keynote-Vorträge II New Developments in Processor and Cluster Technology for CAE Applications U. Becker-Lemgau (Intel GmbH) 2008 Copyright by DYNAmore GmbH A - II
Building an energy dashboard. Energy measurement and visualization in current HPC systems
Building an energy dashboard Energy measurement and visualization in current HPC systems Thomas Geenen 1/58 thomas.geenen@surfsara.nl SURFsara The Dutch national HPC center 2H 2014 > 1PFlop GPGPU accelerators
PSE Molekulardynamik
OpenMP, bigger Applications 12.12.2014 Outline Schedule Presentations: Worksheet 4 OpenMP Multicore Architectures Membrane, Crystallization Preparation: Worksheet 5 2 Schedule 10.10.2014 Intro 1 WS 24.10.2014
Legal Notices and Important Information
Legal Notices and Important Information Intel processor numbers are not a measure of performance. Processor numbers differentiate features within each processor family, not across different processor families.
EVALUATING NEW ARCHITECTURAL FEATURES OF THE INTEL(R) XEON(R) 7500 PROCESSOR FOR HPC WORKLOADS
Computer Science Vol. 12 2011 Paweł Gepner, David L. Fraser, Michał F. Kowalik, Kazimierz Waćkowski EVALUATING NEW ARCHITECTURAL FEATURES OF THE INTEL(R) XEON(R) 7500 PROCESSOR FOR HPC WORKLOADS In this
Operating Systems. 05. Threads. Paul Krzyzanowski. Rutgers University. Spring 2015
Operating Systems 05. Threads Paul Krzyzanowski Rutgers University Spring 2015 February 9, 2015 2014-2015 Paul Krzyzanowski 1 Thread of execution Single sequence of instructions Pointed to by the program
Lecture 11: Multi-Core and GPU. Multithreading. Integration of multiple processor cores on a single chip.
Lecture 11: Multi-Core and GPU Multi-core computers Multithreading GPUs General Purpose GPUs Zebo Peng, IDA, LiTH 1 Multi-Core System Integration of multiple processor cores on a single chip. To provide
Intel Virtualization Technology
Intel Virtualization Technology Examining VT-x and VT-d August, 2007 v 1.0 Peter Carlston, Platform Architect Embedded & Communications Processor Division Intel, the Intel logo, Pentium, and VTune are
Modeling the Effects on Power and Performance from Memory Interference of Co-located Applications in Multicore Systems
Modeling the Effects on Power and Performance from Memory Interference of Co-located Applications in Multicore Systems Daniel Dauwe 1, Ryan Friese 1, Sudeep Pasricha 1,2, Anthony A. Maciejewski 1, Gregory
Next Generation Intel Microarchitecture Nehalem Paul G. Howard, Ph.D. Chief Scientist, Microway, Inc. Copyright 2009 by Microway, Inc.
Next Generation Intel Microarchitecture Nehalem Paul G. Howard, Ph.D. Chief Scientist, Microway, Inc. Copyright 2009 by Microway, Inc. Intel usually introduces a new processor every year, alternating between
Presentation Headline To Go Here
Presentation Headline To Go Here AUTHOR/GROUP NAME Everyone Has DREAMS INNOVATIVE IDEAS + The CAPABILITY To Make It Real The Daily COMPUTING EXPERIENCE Has Evolved Data & Text Audio, Video, Pictures The
Parallel Algorithm Engineering
Parallel Algorithm Engineering Kenneth S. Bøgh PhD Fellow Based on slides by Darius Sidlauskas Outline Background Current multicore architectures UMA vs NUMA The openmp framework Examples Software crisis
Programming Techniques for Supercomputers: Multicore processors. There is no way back Modern multi-/manycore chips Basic Compute Node Architecture
Programming Techniques for Supercomputers: Multicore processors There is no way back Modern multi-/manycore chips Basic ompute Node Architecture SimultaneousMultiThreading (SMT) Prof. Dr. G. Wellein (a,b),
Power Aware and Temperature Restraint Modeling for Maximizing Performance and Reliability Laxmikant Kale, Akhil Langer, and Osman Sarood
Power Aware and Temperature Restraint Modeling for Maximizing Performance and Reliability Laxmikant Kale, Akhil Langer, and Osman Sarood Parallel Programming Laboratory (PPL) University of Illinois Urbana
Transforming your IT Infrastructure for Improved ROI. October 2013
1 Transforming your IT Infrastructure for Improved ROI October 2013 Legal Notices This presentation is for informational purposes only. INTEL MAKES NO WARRANTIES, EXPRESS OR IMPLIED, IN THIS SUMMARY. Software
Server Bandwidth Scenarios Signposts for 40G/100G Server Connections
Server Bandwidth Scenarios Signposts for 40G/100G Server Connections Presented by Kimball Brown kimball@lightcounting Server Breakdown x86 Servers e garner about 2/3 of server e revenues, eeues, but over
How System Settings Impact PCIe SSD Performance
How System Settings Impact PCIe SSD Performance Suzanne Ferreira R&D Engineer Micron Technology, Inc. July, 2012 As solid state drives (SSDs) continue to gain ground in the enterprise server and storage
Evaluating Intel Virtualization Technology FlexMigration with Multi-generation Intel Multi-core and Intel Dual-core Xeon Processors.
Evaluating Intel Virtualization Technology FlexMigration with Multi-generation Intel Multi-core and Intel Dual-core Xeon Processors. Executive Summary: In today s data centers, live migration is a required
CSE 6040 Computing for Data Analytics: Methods and Tools
CSE 6040 Computing for Data Analytics: Methods and Tools Lecture 12 Computer Architecture Overview and Why it Matters DA KUANG, POLO CHAU GEORGIA TECH FALL 2014 Fall 2014 CSE 6040 COMPUTING FOR DATA ANALYSIS
LABS. Boston Solutions. Future Intel Xeon processor E5-2600 v3 product families. September 2014. Powered by
LABS Boston Solutions Future Intel Xeon processor E5-2600 v3 product families September 2014 Powered by CONTENTS 2 About Boston & Boston Labs 8 Quattro Solutions 3 Intel CPU Overview & Benefits At-A-Glance
Software Engagement with Sleeping CPUs
Software Engagement with Sleeping CPUs Qi Zhu, Meng Zhu, Bo Wu, Xipeng Shen, Kai Shen, and Zhiying Wang North Carolina State University, USA University of Rochester, USA Colorado School of Mines, USA National
Performance Counter. Non-Uniform Memory Access Seminar Karsten Tausche 2014-12-10
Performance Counter Non-Uniform Memory Access Seminar Karsten Tausche 2014-12-10 Performance Counter Hardware Unit for event measurements Performance Monitoring Unit (PMU) Originally for CPU-Debugging
Host Power Management in VMware vsphere 5
in VMware vsphere 5 Performance Study TECHNICAL WHITE PAPER Table of Contents Introduction.... 3 Power Management BIOS Settings.... 3 Host Power Management in ESXi 5.... 4 HPM Power Policy Options in ESXi
Agenda. Context. System Power Management Issues. Power Capping Overview. Power capping participants. Recommendations
Power Capping Linux Agenda Context System Power Management Issues Power Capping Overview Power capping participants Recommendations Introduction of Linux Power Capping Framework 2 Power Hungry World Worldwide,
STUDY OF PERFORMANCE COUNTERS AND PROFILING TOOLS TO MONITOR PERFORMANCE OF APPLICATION
STUDY OF PERFORMANCE COUNTERS AND PROFILING TOOLS TO MONITOR PERFORMANCE OF APPLICATION 1 DIPAK PATIL, 2 PRASHANT KHARAT, 3 ANIL KUMAR GUPTA 1,2 Depatment of Information Technology, Walchand College of
Chapter 12: Multiprocessor Architectures. Lesson 01: Performance characteristics of Multiprocessor Architectures and Speedup
Chapter 12: Multiprocessor Architectures Lesson 01: Performance characteristics of Multiprocessor Architectures and Speedup Objective Be familiar with basic multiprocessor architectures and be able to
HyperThreading Support in VMware ESX Server 2.1
HyperThreading Support in VMware ESX Server 2.1 Summary VMware ESX Server 2.1 now fully supports Intel s new Hyper-Threading Technology (HT). This paper explains the changes that an administrator can expect
KerMon: Framework for in-kernel performance and energy monitoring
1 KerMon: Framework for in-kernel performance and energy monitoring Diogo Antão Abstract Accurate on-the-fly characterization of application behavior requires assessing a set of execution related parameters
Power Reduction Techniques in the SoC Clock Network. Clock Power
Power Reduction Techniques in the SoC Network Low Power Design for SoCs ASIC Tutorial SoC.1 Power Why clock power is important/large» Generally the signal with the highest frequency» Typically drives a
Intel Cluster Ready Appro Xtreme-X Computers with Mellanox QDR Infiniband
Intel Cluster Ready Appro Xtreme-X Computers with Mellanox QDR Infiniband A P P R O I N T E R N A T I O N A L I N C Steve Lyness Vice President, HPC Solutions Engineering slyness@appro.com Company Overview
Pexip Speeds Videoconferencing with Intel Parallel Studio XE
1 Pexip Speeds Videoconferencing with Intel Parallel Studio XE by Stephen Blair-Chappell, Technical Consulting Engineer, Intel Over the last 18 months, Pexip s software engineers have been optimizing Pexip
Achieving Nanosecond Latency Between Applications with IPC Shared Memory Messaging
Achieving Nanosecond Latency Between Applications with IPC Shared Memory Messaging In some markets and scenarios where competitive advantage is all about speed, speed is measured in micro- and even nano-seconds.
Optimal BIOS Settings for High Performance Computing with PowerEdge 11G Servers
Optimal BIOS Settings for High Performance Computing with PowerEdge 11G Servers A Dell Technical White Paper Dell Product Group Jacob Liberman and Garima Kochhar High Performance Computing Engineering
Power and Performance Modeling in a Virtualized Server System
Power and Performance Modeling in a Virtualized Server System Massoud Pedram and Inkwon Hwang University of Southern California Department of Electrical Engineering Los Angeles, CA 90089 U.S.A. {pedram,
Parallel Programming Survey
Christian Terboven 02.09.2014 / Aachen, Germany Stand: 26.08.2014 Version 2.3 IT Center der RWTH Aachen University Agenda Overview: Processor Microarchitecture Shared-Memory
The Impact of Cryptography on Platform Security
The Impact of Cryptography on Platform Security Ernie Brickell Intel Corporation 2/28/2012 1 Security is Intel s Third Value Pillar Intel is positioning itself to lead in three areas: energy-efficient
Load Balancing & DFS Primitives for Efficient Multicore Applications
Load Balancing & DFS Primitives for Efficient Multicore Applications M. Grammatikakis, A. Papagrigoriou, P. Petrakis, G. Kornaros, I. Christophorakis TEI of Crete This work is implemented through the Operational
MONITORING power consumption of a microprocessor
IEEE TRANSACTIONS ON CIRCUIT AND SYSTEMS-II, VOL. X, NO. Y, JANUARY XXXX 1 A Study on the use of Performance Counters to Estimate Power in Microprocessors Rance Rodrigues, Member, IEEE, Arunachalam Annamalai,
A Powerful solution for next generation Pcs
Product Brief 6th Generation Intel Core Desktop Processors i7-6700k and i5-6600k 6th Generation Intel Core Desktop Processors i7-6700k and i5-6600k A Powerful solution for next generation Pcs Looking for
Intel s SL Enhanced Intel486(TM) Microprocessor Family
Intel s SL Enhanced Intel486(TM) Microprocessor Family June 1993 Intel's SL Enhanced Intel486 Microprocessor Family Technical Backgrounder Intel's SL Enhanced Intel486 Microprocessor Family With the announcement
Chapter 2 Parallel Computer Architecture
Chapter 2 Parallel Computer Architecture The possibility for a parallel execution of computations strongly depends on the architecture of the execution platform. This chapter gives an overview of the general
A Study on the Scalability of Hybrid LS-DYNA on Multicore Architectures
11 th International LS-DYNA Users Conference Computing Technology A Study on the Scalability of Hybrid LS-DYNA on Multicore Architectures Yih-Yih Lin Hewlett-Packard Company Abstract In this paper, the
A Dynamic Resource Management with Energy Saving Mechanism for Supporting Cloud Computing
A Dynamic Resource Management with Energy Saving Mechanism for Supporting Cloud Computing Liang-Teh Lee, Kang-Yuan Liu, Hui-Yang Huang and Chia-Ying Tseng Department of Computer Science and Engineering,
HETEROGENEOUS HPC, ARCHITECTURE OPTIMIZATION, AND NVLINK
HETEROGENEOUS HPC, ARCHITECTURE OPTIMIZATION, AND NVLINK Steve Oberlin CTO, Accelerated Computing US to Build Two Flagship Supercomputers SUMMIT SIERRA Partnership for Science 100-300 PFLOPS Peak Performance
Computer Science 146/246 Homework #3
Computer Science 146/246 Homework #3 Due 11:59 P.M. Sunday, April 12th, 2015 We played with a Pin-based cache simulator for Homework 2. This homework will prepare you to setup and run a detailed microarchitecture-level
YALES2 porting on the Xeon- Phi Early results
YALES2 porting on the Xeon- Phi Early results Othman Bouizi Ghislain Lartigue Innovation and Pathfinding Architecture Group in Europe, Exascale Lab. Paris CRIHAN - Demi-journée calcul intensif, 16 juin
SRAM Scaling Limit: Its Circuit & Architecture Solutions
SRAM Scaling Limit: Its Circuit & Architecture Solutions Nam Sung Kim, Ph.D. Assistant Professor Department of Electrical and Computer Engineering University of Wisconsin - Madison SRAM VCC min Challenges
Assessing the Performance of OpenMP Programs on the Intel Xeon Phi
Assessing the Performance of OpenMP Programs on the Intel Xeon Phi Dirk Schmidl, Tim Cramer, Sandra Wienke, Christian Terboven, and Matthias S. Müller schmidl@rz.rwth-aachen.de Rechen- und Kommunikationszentrum
Exascale Challenges and General Purpose Processors. Avinash Sodani, Ph.D. Chief Architect, Knights Landing Processor Intel Corporation
Exascale Challenges and General Purpose Processors Avinash Sodani, Ph.D. Chief Architect, Knights Landing Processor Intel Corporation Jun-93 Aug-94 Oct-95 Dec-96 Feb-98 Apr-99 Jun-00 Aug-01 Oct-02 Dec-03
Elastic VM for Rapid and Optimum Virtualized
Elastic VM for Rapid and Optimum Virtualized Resources Allocation Wesam Dawoud PhD. Student Hasso Plattner Institute Potsdam, Germany 5th International DMTF Academic Alliance Workshop on Systems and Virtualization
Intel Xeon Processor 5500 Series. An Intelligent Approach to IT Challenges
Intel Xeon Processor 5500 Series An Intelligent Approach to IT Challenges A Giant Leap for IT and Business Capabilities In many organizations, IT infrastructure has begun to constrain business efficiency
Performance Evaluation of Amazon EC2 for NASA HPC Applications!
National Aeronautics and Space Administration Performance Evaluation of Amazon EC2 for NASA HPC Applications! Piyush Mehrotra!! J. Djomehri, S. Heistand, R. Hood, H. Jin, A. Lazanoff,! S. Saini, R. Biswas!
Generating Real-Time Profiles of Runtime Energy Consumption for Java Applications
Generating Real-Time Profiles of Runtime Energy Consumption for Java Applications Muhammad Nassar, Julian Jarrett, Iman Saleh, M. Brian Blake Department of Computer Science University of Miami Coral Gables,
Energy-aware Memory Management through Database Buffer Control
Energy-aware Memory Management through Database Buffer Control Chang S. Bae, Tayeb Jamel Northwestern Univ. Intel Corporation Presented by Chang S. Bae Goal and motivation Energy-aware memory management
High Performance Computing in CST STUDIO SUITE
High Performance Computing in CST STUDIO SUITE Felix Wolfheimer GPU Computing Performance Speedup 18 16 14 12 10 8 6 4 2 0 Promo offer for EUC participants: 25% discount for K40 cards Speedup of Solver
Coping with Complexity: CPUs, GPUs and Real-world Applications
Coping with Complexity: CPUs, GPUs and Real-world Applications Leonel Sousa, Frederico Pratas, Svetislav Momcilovic and Aleksandar Ilic 9 th Scheduling for Large Scale Systems Workshop Lyon, France July
Table Of Contents. Page 2 of 26. *Other brands and names may be claimed as property of others.
Technical White Paper Revision 1.1 4/28/10 Subject: Optimizing Memory Configurations for the Intel Xeon processor 5500 & 5600 series Author: Scott Huck; Intel DCG Competitive Architect Target Audience:
Intel Core i3-2120 Processor (3M Cache, 3.30 GHz)
*Trademarks Intel Core i3-2120 Processor (3M Cache, 3.30 GHz) COMPARE PRODUCTS Intel Corporation All Essentials Memory Specifications Essentials Status Launched Add to Compare Compare w (0) Graphics Specifications
Distributed communication-aware load balancing with TreeMatch in Charm++
Distributed communication-aware load balancing with TreeMatch in Charm++ The 9th Scheduling for Large Scale Systems Workshop, Lyon, France Emmanuel Jeannot Guillaume Mercier Francois Tessier In collaboration
Intel Xeon Processor 5600 Series
Intel Xeon Processor 5600 Series The Next Generation of Intelligent Server Processors Product Brief Intel Xeon Processor 5600 Series In many organizations, IT infrastructure has begun to constrain business
The Reduced Address Space (RAS) for Application Memory Authentication
The Reduced Address Space (RAS) for Application Memory Authentication David Champagne, Reouven Elbaz and Ruby B. Lee Princeton University, USA Introduction Background: TPM, XOM, AEGIS, SP, SecureBlue want
Multi-Threading Performance on Commodity Multi-Core Processors
Multi-Threading Performance on Commodity Multi-Core Processors Jie Chen and William Watson III Scientific Computing Group Jefferson Lab 12000 Jefferson Ave. Newport News, VA 23606 Organization Introduction
Power efficiency and power management in HP ProLiant servers
Power efficiency and power management in HP ProLiant servers Technology brief Introduction... 2 Built-in power efficiencies in ProLiant servers... 2 Optimizing internal cooling and fan power with Sea of
FortiGate Amazon Machine Image (AMI) Selection Guide for Amazon EC2
FortiGate Amazon Machine Image (AMI) Selection Guide for Amazon EC2 New Place, Same Feel Secure Your AWS Cloud with Fortinet Fortinet s Amazon Machine Image (AMI) and subscription based portfolio offer
Rouch, Jean. Cine-Ethnography. Minneapolis, MN, USA: University of Minnesota Press, 2003. p 238
Minneapolis, MN, USA: University of Minnesota Press, 2003. p 238 http://site.ebrary.com/lib/uchicago/doc?id=10151154&ppg=238 Minneapolis, MN, USA: University of Minnesota Press, 2003. p 239 http://site.ebrary.com/lib/uchicago/doc?id=10151154&ppg=239
McPAT: An Integrated Power, Area, and Timing Modeling Framework for Multicore and Manycore Architectures
McPAT: An Integrated Power, Area, and Timing Modeling Framework for Multicore and Manycore Architectures Sheng Li, Junh Ho Ahn, Richard Strong, Jay B. Brockman, Dean M Tullsen, Norman Jouppi MICRO 2009
CLASSEMENT PROCESSEURS MOBILE 2015
CLASSEMENT PROCESSEURS MOBILE 2015 Position Modèle Code name L2+L3 Cache TDP (Watt) 1 Intel Core i7-4940mx Haswell 1MB + 8MB 57 2 Intel Core i7-4930mx Haswell 1MB + 8MB 57 3 Intel Core i7-4980hq Haswell
Overview. CPU Manufacturers. Current Intel and AMD Offerings
Central Processor Units (CPUs) Overview... 1 CPU Manufacturers... 1 Current Intel and AMD Offerings... 1 Evolution of Intel Processors... 3 S-Spec Code... 5 Basic Components of a CPU... 6 The CPU Die and
ACANO SOLUTION VIRTUALIZED DEPLOYMENTS. White Paper. Simon Evans, Acano Chief Scientist
ACANO SOLUTION VIRTUALIZED DEPLOYMENTS White Paper Simon Evans, Acano Chief Scientist Updated April 2015 CONTENTS Introduction... 3 Host Requirements... 5 Sizing a VM... 6 Call Bridge VM... 7 Acano Edge
POWER AND COOLING IN THE DATA CENTER
POWER AND COOLING IN THE DATA CENTER Addressing today s and tomorrow s challenges with the AMD Opteron processor and AMD PowerNow! technology with Optimized Power Management (OPM) Today s data center isn
Cloud Computing Building a Private Cloud Infrastructure. 2011 IBM Corporation
Cloud Computing Building a Private Cloud Infrastructure 2011 IBM Corporation Agenda InfoSystems Welcome Intel Value Proposition Different clouds appeal to different developers Cloud transforming the data
Streamline Integration using MPI-Hybrid Parallelism on a Large Multi-Core Architecture
Streamline Integration using MPI-Hybrid Parallelism on a Large Multi-Core Architecture David Camp (LBL, UC Davis), Hank Childs (LBL, UC Davis), Christoph Garth (UC Davis), Dave Pugmire (ORNL), & Kenneth
OpenMP Programming on ScaleMP
OpenMP Programming on ScaleMP Dirk Schmidl schmidl@rz.rwth-aachen.de Rechen- und Kommunikationszentrum (RZ) MPI vs. OpenMP MPI distributed address space explicit message passing typically code redesign
Scaling in a Hypervisor Environment
Scaling in a Hypervisor Environment Richard McDougall Chief Performance Architect VMware VMware ESX Hypervisor Architecture Guest Monitor Guest TCP/IP Monitor (BT, HW, PV) File System CPU is controlled
Kashif Iqbal - PhD Kashif.iqbal@ichec.ie
HPC/HTC vs. Cloud Benchmarking An empirical evalua.on of the performance and cost implica.ons Kashif Iqbal - PhD Kashif.iqbal@ichec.ie ICHEC, NUI Galway, Ireland With acknowledgment to Michele MicheloDo
Parallelism and Cloud Computing
Parallelism and Cloud Computing Kai Shen Parallel Computing Parallel computing: Process sub tasks simultaneously so that work can be completed faster. For instances: divide the work of matrix multiplication
Overview on Modern Accelerators and Programming Paradigms Ivan Giro7o igiro7o@ictp.it
Overview on Modern Accelerators and Programming Paradigms Ivan Giro7o igiro7o@ictp.it Informa(on & Communica(on Technology Sec(on (ICTS) Interna(onal Centre for Theore(cal Physics (ICTP) Mul(ple Socket
Intel 64 and IA-32 Architectures Software Developer s Manual
Intel 64 and IA-32 Architectures Software Developer s Manual Documentation Changes December 2015 Notice: The Intel 64 and IA-32 architectures may contain design defects or errors known as errata that may
Energy Constrained Resource Scheduling for Cloud Environment
Energy Constrained Resource Scheduling for Cloud Environment 1 R.Selvi, 2 S.Russia, 3 V.K.Anitha 1 2 nd Year M.E.(Software Engineering), 2 Assistant Professor Department of IT KSR Institute for Engineering
<Insert Picture Here> Oracle In-Memory Database Cache Overview
Oracle In-Memory Database Cache Overview Simon Law Product Manager The following is intended to outline our general product direction. It is intended for information purposes only,
Software implementation of Post-Quantum Cryptography
Software implementation of Post-Quantum Cryptography Peter Schwabe Radboud University Nijmegen, The Netherlands October 20, 2013 ASCrypto 2013, Florianópolis, Brazil Part I Optimizing cryptographic software
Best Practices. Server: Power Benchmark
Best Practices Server: Power Benchmark Rising global energy costs and an increased energy consumption of 2.5 percent in 2011 is driving a real need for combating server sprawl via increased capacity and
Accurate Characterization of the Variability in Power Consumption in Modern Mobile Processors
Accurate Characterization of the Variability in Power Consumption in Modern Mobile Processors Bharathan Balaji, John McCullough, Rajesh K. Gupta, Yuvraj Agarwal University of California, San Diego {bbalaji,
Intelligent Power Optimization for Higher Server Density Racks
Intelligent Power Optimization for Higher Server Density Racks A Baidu* Case Study with Intel Intelligent Power Technology White Paper Digital Enterprise Group Q1 2008 Intel Corporation Executive Summary
Jezelf Groen Rekenen met Supercomputers
Jezelf Groen Rekenen met Supercomputers Symposium Groene ICT en duurzaamheid: Nieuwe energie in het hoger onderwijs Walter Lioen Groepsleider Supercomputing About SURFsara SURFsara
High Performance Computing in the Multi-core Area
High Performance Computing in the Multi-core Area Arndt Bode Technische Universität München Technology Trends for Petascale Computing Architectures: Multicore Accelerators Special Purpose Reconfigurable
GPU System Architecture. Alan Gray EPCC The University of Edinburgh
GPU System Architecture EPCC The University of Edinburgh Outline Why do we want/need accelerators such as GPUs? GPU-CPU comparison Architectural reasons for GPU performance advantages GPU accelerated systems
Lecture 3: Modern GPUs A Hardware Perspective Mohamed Zahran (aka Z) mzahran@cs.nyu.edu http://www.mzahran.com
CSCI-GA.3033-012 Graphics Processing Units (GPUs): Architecture and Programming Lecture 3: Modern GPUs A Hardware Perspective Mohamed Zahran (aka Z) mzahran@cs.nyu.edu http://www.mzahran.com Modern GPU
Rethinking SIMD Vectorization for In-Memory Databases
SIGMOD 215, Melbourne, Victoria, Australia Rethinking SIMD Vectorization for In-Memory Databases Orestis Polychroniou Columbia University Arun Raghavan Oracle Labs Kenneth A. Ross Columbia University Latest
SR-IOV In High Performance Computing
SR-IOV In High Performance Computing Hoot Thompson & Dan Duffy NASA Goddard Space Flight Center Greenbelt, MD 20771 hoot@ptpnow.com daniel.q.duffy@nasa.gov www.nccs.nasa.gov Focus on the research side
MAQAO Performance Analysis and Optimization Tool
MAQAO Performance Analysis and Optimization Tool Andres S. CHARIF-RUBIAL andres.charif@uvsq.fr Performance Evaluation Team, University of Versailles S-Q-Y http://www.maqao.org VI-HPS 18 th Grenoble 18/22