ESD Design Rule Verification
|
|
- Asher Bruce
- 8 years ago
- Views:
Transcription
1 ESD Design Rule Verification Roland Reitbauer 1, Wolfgang Reinprecht 1, Thomas Mörth 1 (1) austriamicrosystems AG, A-8141 Unterpremstätten, Austria Zusammenfassung In den vergangenen Jahren haben sich Verifikationstools entwickelt, die es ermöglichen mit vorgefertigten Funktionen individuelle Prüfalgorithmen für ESD Designregeln aufzusetzen. Diese Funktionen greifen auf die Netzliste einer Schaltung zu, um daraus die gesuchten Informationen zu sammeln und zur Bearbeitung bereitzustellen. Funktionen, die eine statische Spannungsanalyse ermöglichen sind dabei von besonderer Bedeutung, weil damit ohne Simulationsaufwand Überspannungen an Devices gefunden werden können. Abstract In the past years verification tools have been developed for setting up individual ESD design rule checks by using provided functions. These functions access the netlist of a design to collect the desired data which is returned for processing. Functions which offer a static voltage analysis play a major role for finding overvoltage conditions on devices without any simulation effort. 1 Introduction In order to avoid ESD failures due to known design rule violations, it is absolutely necessary to verify a circuit design for ESD rule compliance in advance. The best way to do this is an automated checking tool within the design environment [1]. The root cause for ESD damages are often poorly connected or wrongly dimensioned devices, which need to be detected and corrected prior to tapeout. A manual inspection of a design database which extends over many hierarchy levels is very time consuming and inefficient [2]. For this reason it makes sense to rely on software tools which allow an automated verification flow. The platform of the presented checking approach is denoted with PERC Programmable Electrical Rule Check. PERC enables a fast implementation of specific ESD design rule checks which can be started by an interface in the design environment. After the error report is available, device crossprobing is used to highlight the error locations in the database. PERC provides a set of iterative functions which offer access to all devices and nets of a design netlist. The preparation and the scanning of the netlist data is done automatically by these predefined functions, but the way how they are applied is determined by the different rule checks. To find the device of interest, the model type and connectivity criteria need to be specified. With these inputs PERC returns every matching netlist object for the purpose of being investigated by customizable ESD rule checks. If the rule conditions are violated, the processed netlist object becomes part of the error report. Each rule check is initialized by certain initialization commands. They allow voltage level assignments to top level pins or to other ESD relevant nodes. Furthermore they offer the possibility to define net paths on which the assigned net names and values are propagated to other nodes. The propagation of supply names to internal nodes allows an association of each signal to its corresponding power domain. The voltage value propagation is used to check if devices would be overstressed within the applied voltage ranges. In the first part of this work some ESD concept checks for verifying the needed protections on I/O and supplies are presented. Then is described how the right voltage levels are automatically found and assigned to supply nets, focussing on isolated domains in high voltage concepts. The final part covers voltage checks on devices being connected to pads or to internal domain interfaces. 2 Setup Before the ESD rule checks can be applied on a design, a CDL netlist must be taken from the schematic, or a SPICE netlist must be extracted from the layout. Other required inputs for the check are the top cell name, the supply pin names and the ground pin names. In addition, there is the possibility to define several netlist reduction options. In order to simplify the rule checks it is very helpful to reduce parallel and serial devices
2 in advance or to filter short resistors. By starting the check in the design environment, all settings can be done in a graphical user interface. 3 ESD Protection Concept At the beginning of every ESD design review following questions have to be considered: What are the power domains? What voltage level do they have and how are they protected? Which I/O belongs to which power domain? Supply protections and I/O devices are of main interest in the first stage of an ESD review, as they must be capable to discharge an ESD event in the periphery of the chip. So the first task of the ESD design rule check is to find these protection devices and to deliver an output, in which an overview of the whole ESD protection concept is presented. This is done by grouping all I/O according to their corresponding supplies in a text file. In order to detect ESD clamps, the rule checks have to take into account all possible device topologies which can be used as protection circuits in the respective technology. 3.1 Clamp Types This work describes how following clamp protections are found: Gate coupled NMOS (GCNMOS) High voltage protection with trigger diode In case of SCR or active triggered protections, the rule check can easily be extended to identify these topologies too. Figure 1 shows the flow for finding GCNMOS clamp protections between and. The highlighted part indicates the netlist object, which is automatically returned by PERC from a provided check function (perc::check_net). In the example of Figure 1 the netlist object is a supply net, which gets checked in a condition procedure for the connection of the right protection device. The first step in the condition is to put all devices in a list which meet certain criteria. A PERC command gets applied for collecting these devices. When selecting an appropriate device, neighbour devices are checked to form the desired topology. If all specified conditions are fulfilled, the device on the investigated net is considered as protection device. This iteration is repeated by PERC until the condition procedure for all supply nets has been processed. Figure 1: Searching Flow for Finding Clamp Protections (GCNMOS) in Low Voltage Domains The starting point for a rule check does not always have to be a net, as described in the previous flow, but can also be a device, as illustrated in Figure 2. The flow chart there shows a PMOS device as starting netlist object to find the topology of high voltage protections. In each iteration loop a standard PERC function gives access to the desired device (perc::check_device), which gets selected according to the specified options. The required topology is verified in a condition procedure. If a valid clamp topology is detected, its voltage class gets evaluated and associated to the clamp domain nets. No For each HV PMOS which fulfills following conditions: D connected to G connected to internal node S and B connected to Is resistor connected between G and S? Yes Is trigger diode with special subtype connected with cathode to G and with anode to D? Yes Check Power Clamp Rules; Store domain information (//Voltage Class) in a list No Figure 2: Searching Flow for Finding Clamp Protections in High Voltage Domains
3 3.2 I/O Protections After verifying the supply nets for having clamp protections, all I/O nets get investigated. They need to have either forward diodes or driver devices to and in order to provide an ESD path to the clamp protection on the supply. If a clamp topology is found on an I/O, a device to is not required, as the I/O is then locally protected. If only a device to is connected, but nothing between I/O and, the I/O is considered as reverse polarity because it does not get clamped to substrate. The negative level that can arise during ESD is then given by the breakdown voltage of the device between I/O and. Figure 3: Voltage Definition Flow for Supply Nets of Substrate Based Power Domains Following three checks are performed while searching for I/O devices. Verify if each I/O has devices connected to supply nets, so that ESD paths are provided in positive and negative direction Verify if the I/O devices are connected to a central clamp protection on the supply or if they form a local clamp Verify if the I/O devices have the required size and device type to be ESD robust After finding the protection elements on supplies and I/O, they are listed in an ESD concept report. This report is a text output which gives an overview of the found power domains by listing their protection devices. 3.3 Supply Voltage Assignment In order to be able to check absolute maximum voltage (absmax rating) violations of devices, voltage values are assigned to all supply nets. The voltage of each power domain is given by the device subtype of the connected clamp protection. If a power domain is substrate based, its ground net can be set to 0 and its power net can be set to the voltage class of the connected clamp (domain level). In contrast to this, the voltage assignments for isolated power domains must be calculated as described in flow chart of Figure 4. The voltage between isolated ground and substrate can only be determined if the corresponding power supply level has been identified first. For this reason the voltage definition flow in Figure 3 has to be started at the beginning. This ensures that the power supply levels are already known when the voltage levels of isolated ground nets are calculated. Figure 4: Voltage Definition Flow for Supply Nets of Isolated Power Domains The numbered boxes of Figure 3 and Figure 4 correspond to the numbered voltage settings in Figure 5. The first voltage definition step is indexed by (1). The values referred by (2) are calculated for isolated ground nets and the value marked with (3) is set on power nets of isolated domains with missing reference to substrate. Figure 5: Example of Voltage Assignments to Supplies
4 4 Voltage Violation Checks As soon as all nets with a clamp protection are assigned with the corresponding voltage levels, absmax rating violations of devices can be verified. In order to be able to do this for all devices, the voltages are propagated by PERC from the supply nets to other nodes. Thereby several options can be set to define the allowed propagation paths. These options are, for instance, device types, which allow a propagation of the voltage value between the specified device pins. Other device types or pins which are not listed in the options are not considered for a voltage path. Furthermore break conditions need to be specified to stop the propagation on supply nets and internal protected nodes. Without stopping the propagation there, each node would receive all available voltages, which would make no sense. After running the propagation, voltage levels can be obtained on every net. Each node gets voltages propagated from the supplies, where it belongs to. With the highest and lowest value, the maximum possible voltage difference across a device can be calculated. In order to be able to verify if a device is within the allowed voltage range, the device voltage class has to be known. For this, all device types of the used technology are listed in the rule file and grouped according to their voltage classes. This way each device of interest can be associated with its safe voltage range. If this range is exceeded by the propagated voltages, the device is outside of absmax rating condition and must be flagged as an error. 4.1 Voltage Check on Pad Devices In general the propagation path is defined to contain diodes, resistors and MOS junctions. By building voltage paths through these devices, all nodes with a DC path to the supplies receive propagated values. I/O nets with a valid ESD path to the supplies belong to such nodes. The power supply level and the ground supply level are propagated to each I/O. The difference of the propagated values indicates their voltage range. In case of the PMOS in Figure 6, the highest value on bulk (B) is 50 and the lowest value propagated to drain (D) is 45. By taking these values, a maximum voltage difference of 5 between the regarding device pins would be the result. But in isolated domains the propagated values only reflect the voltage range correctly within the same domain. As bulk (B) and drain (D) in Figure 6 belong to different domains, substrate gets involved in the ESD path, which causes a voltage difference of 50 instead of 5. (50 45) D (50 0) 50V (50 0) V 5V S _ 0 + B 5V (50 45) Figure 6: PMOS Junction Breakdown between Bulk and Drain - Bold Values: Defined Voltages; Bracketed Values: Propagated Voltages Therefore it is important to analyse first the domains where the ESD exposed device pins belong to, before calculating the maximum voltage difference in between. This is done by comparing the domain nets in a list of net pairs. Power and ground net of each isolated power clamp build a net pair. If anti-parallel diodes are in place, a net pair is built between one power net and both ground nets, like illustrated in Figure 7. Two power nets belong to the same isolated domain if they are listed with the same ground nets. Two ground nets belong to the same domain, if they are linked to a common power net. If a correlation is found, the ESD path remains within the isolated domains during an ESD stress in between. The propagated values can then be used to calculate the maximum voltage difference. If the domain net pairs of two isolated domains do not match, an ESD stress in between would be discharged to substrate. In this case a minimum voltage of 0 must be considered for the negative stressed pad, even though the assigned or propagated value on it is higher. Figure 7: Domain Net Pairs of Isolated Domains with Anti-Parallel Diodes
5 4.2 Voltage Check on Internal Devices The propagation of voltage values to internal nodes also allows the detection of absmax rating violations within the core circuit. On each domain interface following information is of interest: Supply nets of driver and receiver domain Maximum voltage range across gate-bulk of the receiver devices As the supply net information gets also propagated to internal nodes, the corresponding power domains of each interface signal can be determined. The power domain information is used to find the common reference between two interface domains. This can be either substrate or two isolated grounds. In order to know this, domain net pair comparison needs to be done as described in the previous chapter. In Figure 8 is illustrated that with missing anti-parallel diodes the minimum voltage is 0. Otherwise the lowest value provided by propagation can be used as minimum voltage. If the minimum voltage is determined, the highest possible voltage difference across gate and bulk of the receiver devices can be calculated. Figure 8: Domain Interface with Propagated Maximum and Minimum Voltages In Figure 9 an interface protection between a substrate based domain and an isolated domain is illustrated. In this case the calculated voltage difference (Vdelta = Vmax - Vmin) is supposed to drop across the resistor. By retaining the resistor value the expected current through the gate clamp can be calculated. If the gate clamp has the required size for this current, the domain interface is correctly protected. Figure 9: Interface Gate Protection with Propagated Maximum and Minimum Voltages 5 Conclusion A verification flow for checking ESD protections and device voltage ranges in circuit designs has been presented. The input database for the check is a netlist file of the respective design. A platform, called PERC, provides functions to retain devices and nodes from this netlist. In addition, propagation capabilities for net names and net voltages are provided, which allow a detailed inspection of internal devices. As the power domain and voltage range of each node is known with the propagated properties, voltage violations and misconnections can be detected. For simple circuit structures the static voltage calculation is powerful enough to find possible absmax rating violations without the need for dynamic simulations. This way check results are available within a very short time, which is appreciated by the designers. References [1] Michael G. Khazhinsky, Vesselin Vassilev, Harald Gossner, Rosario Consiglio, Enrico Franell, Kelvin Hsueh, and Nitesh Trivedi, Overview of ESD Electronic Design Automation Check Requirements, International ESD Workshop 2008, pp [2] Hans Kunz, Gianluca Boselli, Jonathan Brodsky, Minas Hambardzumyan, and Ryan Eatmon, An Automated ESD Verification Tool for Analog Design, EOS/ESD Symposium 2010, pp. 109.
Module 7 : I/O PADs Lecture 33 : I/O PADs
Module 7 : I/O PADs Lecture 33 : I/O PADs Objectives In this lecture you will learn the following Introduction Electrostatic Discharge Output Buffer Tri-state Output Circuit Latch-Up Prevention of Latch-Up
More informationInterfacing 3V and 5V applications
Authors: Tinus van de Wouw (Nijmegen) / Todd Andersen (Albuquerque) 1.0 THE NEED FOR TERFACG BETWEEN 3V AND 5V SYSTEMS Many reasons exist to introduce 3V 1 systems, notably the lower power consumption
More informationZero voltage drop synthetic rectifier
Zero voltage drop synthetic rectifier Vratislav Michal Brno University of Technology, Dpt of Theoretical and Experimental Electrical Engineering Kolejní 4/2904, 612 00 Brno Czech Republic vratislav.michal@gmail.com,
More informationIEC 1000-4-2 ESD Immunity and Transient Current Capability for the SP72X Series Protection Arrays
IEC 00-4-2 ESD Immunity and Transient Current Capability for the SP72X Series Protection Arrays Application Note July 1999 AN9612.2 Author: Wayne Austin The SP720, SP721, SP723, and SP724 are protection
More informationLab 7: Operational Amplifiers Part I
Lab 7: Operational Amplifiers Part I Objectives The objective of this lab is to study operational amplifier (op amp) and its applications. We will be simulating and building some basic op amp circuits,
More informationThe MOSFET Transistor
The MOSFET Transistor The basic active component on all silicon chips is the MOSFET Metal Oxide Semiconductor Field Effect Transistor Schematic symbol G Gate S Source D Drain The voltage on the gate controls
More informationSmall Signal Analysis of a PMOS transistor Consider the following PMOS transistor to be in saturation. Then, 1 2
Small Signal Analysis of a PMOS transistor Consider the following PMOS transistor to be in saturation. Then, 1 I SD = µ pcox( VSG Vtp)^2(1 + VSDλ) 2 From this equation it is evident that I SD is a function
More informationSTF201-22 & STF201-30
Description The STF201 is a combination EMI filter and line termination device with integrated TVS diodes for use on downstream USB ports. It is constructed using a proprietary technology that allows passive
More informationPESDxU1UT series. 1. Product profile. Ultra low capacitance ESD protection diode in SOT23 package. 1.1 General description. 1.
Rev. 02 20 August 2009 Product data sheet 1. Product profile 1.1 General description Ultra low capacitance ElectroStatic Discharge (ESD) protection diode in a SOT23 (TO-236AB) small SMD plastic package
More informationLUXEON LEDs. Circuit Design and Layout Practices to Minimize Electrical Stress. Introduction. Scope LED PORTFOLIO
LED PORTFOLIO LUXEON LEDs Circuit Design and Layout Practices to Minimize Electrical Stress Introduction LED circuits operating in the real world can be subjected to various abnormal electrical overstress
More informationStarRC Custom: Next-Generation Modeling and Extraction Solution for Custom IC Designs
White Paper StarRC Custom: Next-Generation Modeling and Extraction Solution for Custom IC Designs May 2010 Krishnakumar Sundaresan Principal Engineer and CAE Manager, Synopsys Inc Executive Summary IC
More informationMADR-009269-0001TR. Single Driver for GaAs FET or PIN Diode Switches and Attenuators Rev. V1. Functional Schematic. Features.
Features High Voltage CMOS Technology Complementary Outputs Positive Voltage Control CMOS device using TTL input levels Low Power Dissipation Low Cost Plastic SOIC-8 Package 100% Matte Tin Plating over
More informationMIDECO 64-outputs MIDI note decoder USER MANUAL. Roman Sowa 2012
MIDECO 64-outputs MIDI note decoder USER MANUAL Roman Sowa 2012 www.midi-hardware.com 1.Overview Thank you for choosing MIDECO as your new MIDI-to-digital converter. This short manual will guide you through
More informationRClamp0821P. Ultra-Low Capacitance 1-Line ESD protection. PROTECTION PRODUCTS - RailClamp Description. Features. Mechanical Characteristics
- RailClamp Description The RailClamp family is a series of ultra low capacitance Transient oltage Suppressors (TS) designed to protect high speed data interfaces. This series has been specifically designed
More informationPROCEDURE: 1. Measure and record the actual values of the four resistors listed in Table 10-1.
The answer to two questions will help you identify a series or parallel connection: (1) Will the identical current go through both components? f the answer is yes, the components are in series. (2) Are
More informationPHYS 2P32 Project: MIDI for Arduino/ 8 Note Keyboard
PHYS 2P32 Project: MIDI for Arduino/ 8 Note Keyboard University April 13, 2016 About Arduino: The Board Variety of models of Arduino Board (I am using Arduino Uno) Microcontroller constructd similarly
More informationLecture - 4 Diode Rectifier Circuits
Basic Electronics (Module 1 Semiconductor Diodes) Dr. Chitralekha Mahanta Department of Electronics and Communication Engineering Indian Institute of Technology, Guwahati Lecture - 4 Diode Rectifier Circuits
More informationCable Discharge Event
Cable Discharge Event 1.0 Introduction The widespread use of electronic equipment in various environments exposes semiconductor devices to potentially destructive Electro Static Discharge (ESD). Semiconductor
More informationEmbedded Software Development and Test in 2011 using a mini- HIL approach
Primoz Alic, isystem, Slovenia Erol Simsek, isystem, Munich Embedded Software Development and Test in 2011 using a mini- HIL approach Kurzfassung Dieser Artikel beschreibt den grundsätzlichen Aufbau des
More informationECE124 Digital Circuits and Systems Page 1
ECE124 Digital Circuits and Systems Page 1 Chip level timing Have discussed some issues related to timing analysis. Talked briefly about longest combinational path for a combinational circuit. Talked briefly
More informationApplication Note, V1.0, Nov. 2009 AN2009-10. Using the NTC inside a power electronic module IMM INP LP
Application Note, V1.0, Nov. 2009 AN2009-10 Using the NTC inside a power electronic module C o n s i d e r a t i o n s r e g a r d i n g t e m p e r a t u r e m e a s u r e m e n t IMM INP LP Edition 2010-01-13
More informationOp-Amp Simulation EE/CS 5720/6720. Read Chapter 5 in Johns & Martin before you begin this assignment.
Op-Amp Simulation EE/CS 5720/6720 Read Chapter 5 in Johns & Martin before you begin this assignment. This assignment will take you through the simulation and basic characterization of a simple operational
More informationMADR-009190-0001TR. Quad Driver for GaAs FET or PIN Diode Switches and Attenuators Rev. 4. Functional Schematic. Features.
Features High Voltage CMOS Technology Four Channel Positive Voltage Control CMOS device using TTL input levels Low Power Dissipation Low Cost Lead-Free SOIC-16 Plastic Package Halogen-Free Green Mold Compound
More informationHow To Make An Electric Static Discharge (Esd) Protection Diode
Rev. 01 0 October 2008 Product data sheet 1. Product profile 1.1 General description Ultra low capacitance bidirectional ElectroStatic Discharge (ESD) protection diodes in small Surface-Mounted Device
More informationESP-CV Custom Design Formal Equivalence Checking Based on Symbolic Simulation
Datasheet -CV Custom Design Formal Equivalence Checking Based on Symbolic Simulation Overview -CV is an equivalence checker for full custom designs. It enables efficient comparison of a reference design
More informationAn Ethernet Cable Discharge Event (CDE) Test and Measurement System
An Ethernet Cable Discharge Event (CDE) Test and Measurement System Wei Huang, Jerry Tichenor ESDEMC Technology LLC Rolla, MO, USA whuang@esdemc.com Abstract A Cable Discharge Event (CDE) is an electrostatic
More informationCAN bus ESD protection diode
Rev. 04 15 February 2008 Product data sheet 1. Product profile 1.1 General description in a small SOT23 (TO-236AB) Surface-Mounted Device (SMD) plastic package designed to protect two automotive Controller
More informationMADR-009443-0001TR. Quad Driver for GaAs FET or PIN Diode Switches and Attenuators. Functional Schematic. Features. Description. Pin Configuration 2
Features Functional Schematic High Voltage CMOS Technology Four Channel Positive Voltage Control CMOS device using TTL input levels Low Power Dissipation Low Cost 4x4 mm, 20-lead PQFN Package 100% Matte
More informationComponent, Model and Library Concepts
Component, Model and Library Concepts Summary Article AR0104 (v2.0) June 07, 2006 This article defines components, models and libraries, and their relationships. The search sequence for locating models
More informationDesign Compiler Graphical Create a Better Starting Point for Faster Physical Implementation
Datasheet Create a Better Starting Point for Faster Physical Implementation Overview Continuing the trend of delivering innovative synthesis technology, Design Compiler Graphical delivers superior quality
More informationDIODE CIRCUITS LABORATORY. Fig. 8.1a Fig 8.1b
DIODE CIRCUITS LABORATORY A solid state diode consists of a junction of either dissimilar semiconductors (pn junction diode) or a metal and a semiconductor (Schottky barrier diode). Regardless of the type,
More informationA NEAR FIELD INJECTION MODEL FOR SUSCEPTIBILITY PREDICTION IN INTEGRATED CIRCUITS
ICONIC 2007 St. Louis, MO, USA June 27-29, 2007 A NEAR FIELD INJECTION MODEL FOR SUSCEPTIBILITY PREDICTION IN INTEGRATED CIRCUITS Ali Alaeldine 12, Alexandre Boyer 3, Richard Perdriau 1, Sonia Ben Dhia
More informationDesign and Applications of HCPL-3020 and HCPL-0302 Gate Drive Optocouplers
Design and Applications of HCPL-00 and HCPL-00 Gate Drive Optocouplers Application Note 00 Introduction The HCPL-00 (DIP-) and HCPL-00 (SO-) consist of GaAsP LED optically coupled to an integrated circuit
More informationPRTR5V0U2F; PRTR5V0U2K
Rev. 02 19 February 2009 Product data sheet 1. Product profile 1.1 General description Ultra low capacitance double rail-to-rail ElectroStatic Discharge (ESD) protection devices in leadless ultra small
More informationUsing the NI 17xx Smart Camera Direct Drive Lighting Controller
Using the NI 17xx Smart Camera Direct Drive Lighting Controller Overview The use of proper lighting is often overlooked when designing a machine vision application. More robust and accurate inspections
More informationCharged cable event. 1 Goal of the ongoing investigation. 2 Energy sources for the CDE. Content
Charged cable event David Pommerenke, david_pommerenke@hp.com, 916 785 4550 Last update: Feb.23, 2001 Content Goal Energy sources, which may lead to CDE. Complexity of the different discharge modes. Possible
More informationControlling a Dot Matrix LED Display with a Microcontroller
Controlling a Dot Matrix LED Display with a Microcontroller By Matt Stabile and programming will be explained in general terms as well to allow for adaptation to any comparable microcontroller or LED matrix.
More informationLatch-up Testing. Barry Fernelius. June 2013. bfernelius@eaglabs.com. 2013 Evans Analytical Group
Latch-up Testing Barry Fernelius bfernelius@eaglabs.com June 2013 2013 Evans Analytical Group Agenda Introduction What is Latch-up? EAG test capabilities Overview of the Latch-up test Latch-up Testing
More informationPower Management & Supply. Design Note. Version 1.0, Nov. 2001 DN-EVALMF2ICE2A265-1. CoolSET 35W DVD Power Supply with ICE2A265.
Version 1.0, Nov. 2001 Design Note DN-EVALMF2ICE2A265-1 CoolSET 35W DVD Power Supply with ICE2A265 Author: Harald Zöllinger Published by Infineon Technologies AG http://www.infineon.com Power Management
More informationNew High Current MOSFET Module Offers 177 µω R DS(on)
ew High Current Offers 177 µω R D(on) By William C. Kephart, Eric R. Motto Application Engineering owerex Incorporated Abstract This paper describes a new family of high current modules optimized for industrial
More informationSMF05C. TVS Diode Array For ESD and Latch-Up Protection PRELIMINARY. PROTECTION PRODUCTS Description. Features. Mechanical Characteristics
Description The SMF series TVS arrays are designed to protect sensitive electronics from damage or latchup due to ESD and other voltageinduced transient events. They are designed for use in applications
More information(51) Int Cl.: G05F 3/26 (2006.01) G05F 3/24 (2006.01)
(19) Europäisches Patentamt European Patent Office Office européen des brevets (11) EP 1 280 033 B1 (12) EUROPEAN PATENT SPECIFICATION (4) Date of publication and mention of the grant of the patent: 31.0.2006
More informationESD7484. 4-Line Ultra-Large Bandwidth ESD Protection
4-Line Ultra-Large Bandwidth ESD Protection Functional Description The ESD7484 chip is a monolithic, application specific discrete device dedicated to ESD protection of the HDMI connection. It also offers
More informationLAB 7 MOSFET CHARACTERISTICS AND APPLICATIONS
LAB 7 MOSFET CHARACTERISTICS AND APPLICATIONS Objective In this experiment you will study the i-v characteristics of an MOS transistor. You will use the MOSFET as a variable resistor and as a switch. BACKGROUND
More informationFundamentals of Microelectronics
Fundamentals of Microelectronics CH1 Why Microelectronics? CH2 Basic Physics of Semiconductors CH3 Diode Circuits CH4 Physics of Bipolar Transistors CH5 Bipolar Amplifiers CH6 Physics of MOS Transistors
More informationAND8229/D. An Introduction to Transient Voltage Suppression Devices APPLICATION NOTE
An Introduction to Transient Voltage Suppression Devices Prepared by: Jim Lepkowski ON Semiconductor APPLICATION NOTE INTRODUCTION Transient Voltage Suppression (TVS) protection devices such as shielded
More informationDocument Contents Introduction Layout Extraction with Parasitic Capacitances Timing Analysis DC Analysis
Cadence Tutorial C: Simulating DC and Timing Characteristics Created for the MSU VLSI program by Professor A. Mason and the AMSaC lab group rev S06 (convert to spectre simulator) Document Contents Introduction
More information1Meg. 11.A. Resistive Circuit Nodal Analysis
11. Creating and Using Netlists PART 11 Creating and Using Netlists For this entire text, we have created circuits schematically and then run simulations. Behind the scenes, Capture generates a netlist
More informationLIN-bus ESD protection diode
Rev. 3 31 May 2011 Product data sheet 1. Product profile 1.1 General description in a very small SOD323 (SC-76) Surface-Mounted Device (SMD) plastic package designed to protect one automotive Local Interconnect
More informationHow to design SMPS to Pass Common Mode Lightning Surge Test
Application Note, V1.0, September 2006 How to design SMPS to Pass Common Mode Lightning Surge Test Power Management & Supply N e v e r s t o p t h i n k i n g. Edition 2006-09-06 Published by Infineon
More informationWelcome to this presentation on Switch Mode Drivers, part of OSRAM Opto Semiconductors LED Fundamentals series. In this presentation we will look at:
Welcome to this presentation on Switch Mode Drivers, part of OSRAM Opto Semiconductors LED Fundamentals series. In this presentation we will look at: How switch mode drivers work, switch mode driver topologies,
More informationGrounding Demystified
Grounding Demystified 3-1 Importance Of Grounding Techniques 45 40 35 30 25 20 15 10 5 0 Grounding 42% Case 22% Cable 18% Percent Used Filter 12% PCB 6% Grounding 42% Case Shield 22% Cable Shielding 18%
More informationFemtofarad bidirectional ESD protection diode
Rev. 3 24 October 2011 Product data sheet 1. Product profile 1.1 General description Femtofarad bidirectional ElectroStatic Discharge (ESD) protection diode in a leadless ultra small SOD882 Surface-Mounted
More informationVirtuoso Analog Design Environment Family Advanced design simulation for fast and accurate verification
Advanced design simulation for fast and accurate verification The Cadence Virtuoso Analog Design Environment family of products provides a comprehensive array of capabilities for the electrical analysis
More informationSupertex inc. HV256. 32-Channel High Voltage Amplifier Array HV256. Features. General Description. Applications. Typical Application Circuit
32-Channel High Voltage Amplifier Array Features 32 independent high voltage amplifiers 3V operating voltage 295V output voltage 2.2V/µs typical output slew rate Adjustable output current source limit
More informationGLOLAB Universal Telephone Hold
GLOLAB Universal Telephone Hold 1 UNIVERSAL HOLD CIRCUIT If you have touch tone telephone service, you can now put a call on hold from any phone in the house, even from cordless phones and phones without
More informationANADOLU UNIVERSITY DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING
ANADOLU UNIVERSITY DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING EEM 102 INTRODUCTION TO ELECTRICAL ENGINEERING EXPERIMENT 9: DIODES AND DC POWER SUPPLY OBJECTIVE: To observe how a diode functions
More informationA Practical Guide to Free Energy Devices
A Practical Guide to Free Energy Devices Device Patent No 29: Last updated: 7th October 2008 Author: Patrick J. Kelly This is a slightly reworded copy of this patent application which shows a method of
More informationApplication Note AN-940
Application Note AN-940 How P-Channel MOSFETs Can Simplify Your Circuit Table of Contents Page 1. Basic Characteristics of P-Channel HEXFET Power MOSFETs...1 2. Grounded Loads...1 3. Totem Pole Switching
More informationApplication Note AN-1040
Application Note AN-1040 System Simulation Using Power MOSFET Quasi- Dynamic Model Table of Contents Page Objective: To examine the Quasi-Dynamic model of power MOSFET and its effects on device thermal
More informationRGB Wall Washer Using ILD4035
ILD4035 Application Note AN216 Revision: 1.0 Date: RF and Protection Devices Edition Published by Infineon Technologies AG 81726 Munich, Germany 2010 Infineon Technologies AG All Rights Reserved. Legal
More informationLAB4: Audio Synthesizer
UC Berkeley, EECS 100 Lab LAB4: Audio Synthesizer B. Boser NAME 1: NAME 2: The 555 Timer IC SID: SID: Inductors and capacitors add a host of new circuit possibilities that exploit the memory realized by
More informationDiode Circuits. Operating in the Reverse Breakdown region. (Zener Diode)
Diode Circuits Operating in the Reverse Breakdown region. (Zener Diode) In may applications, operation in the reverse breakdown region is highly desirable. The reverse breakdown voltage is relatively insensitive
More informationCAN Bus Transceivers Operate from 3.3V or 5V and Withstand ±60V Faults
CAN Bus Transceivers Operate from 3.3V or 5V and Withstand ±6 Faults Ciaran Brennan design features The LTC2875 is a robust CAN bus transceiver that features ±6 overvoltage and ±25kV ESD tolerance to reduce
More informationOPERATIONAL AMPLIFIERS
INTRODUCTION OPERATIONAL AMPLIFIERS The student will be introduced to the application and analysis of operational amplifiers in this laboratory experiment. The student will apply circuit analysis techniques
More informationCLA4607-085LF: Surface Mount Limiter Diode
DATA SHEET CLA4607-085LF: Surface Mount Limiter Diode Applications Low-loss, high-power limiters Receiver protectors Anode (Pin 1) Anode (Pin 3) Features Low thermal resistance: 55 C/W Typical threshold
More informationPush-Pull FET Driver with Integrated Oscillator and Clock Output
19-3662; Rev 1; 5/7 Push-Pull FET Driver with Integrated Oscillator General Description The is a +4.5V to +15V push-pull, current-fed topology driver subsystem with an integrated oscillator for use in
More informationComputer Aided Design of Home Medical Alert System
Computer Aided Design of Home Medical Alert System Submitted to The Engineering Honors Committee 119 Hitchcock Hall College of Engineering The Ohio State University Columbus, Ohio 43210 By Pei Chen Kan
More informationFundamental Characteristics of Thyristors
A1001 Introduction The Thyristor family of semiconductors consists of several very useful devices. The most widely used of this family are silicon controlled rectifiers (SCRs), Triacs, SIDACs, and DIACs.
More informationBasic DC Motor Circuits. Living with the Lab Gerald Recktenwald Portland State University gerry@pdx.edu
Basic DC Motor Circuits Living with the Lab Gerald Recktenwald Portland State University gerry@pdx.edu DC Motor Learning Objectives Explain the role of a snubber diode Describe how PWM controls DC motor
More informationSelecting and Implementing H-Bridges in DC Motor Control. Daniel Phan A37005649
Selecting and Implementing H-Bridges in DC Motor Control Daniel Phan A37005649 ECE 480 Design Team 3 Spring 2011 Abstract DC motors can be used in a number of applications that require automated movements.
More informationDrive circuit basics + V. τ e. Industrial Circuits Application Note. Winding resistance and inductance
ndustrial Circuits Application Note Drive circuit basics For a given size of a stepper motor, a limited space is available for the windings. n the process of optimizing a stepper motor drive system, an
More informationBasic DC Motor Circuits
Basic DC Motor Circuits Living with the Lab Gerald Recktenwald Portland State University gerry@pdx.edu DC Motor Learning Objectives Explain the role of a snubber diode Describe how PWM controls DC motor
More informationLABORATORY 10 TIME AVERAGES, RMS VALUES AND THE BRIDGE RECTIFIER. Bridge Rectifier
LABORATORY 10 TIME AVERAGES, RMS VALUES AND THE BRIDGE RECTIFIER Full-wave Rectification: Bridge Rectifier For many electronic circuits, DC supply voltages are required but only AC voltages are available.
More informationTechnical Article MS-2443
. MS-2443 Safeguard Your RS-485 Communication Networks from Harmful EMC Events by James Scanlon, Senior Evaluation Engineer, Analog Devices, Inc., and Koenraad Rutgers, Senior Field Applications Engineer,
More informationSeries and Parallel Resistive Circuits
Series and Parallel Resistive Circuits The configuration of circuit elements clearly affects the behaviour of a circuit. Resistors connected in series or in parallel are very common in a circuit and act
More information1ED Compact A new high performance, cost efficient, high voltage gate driver IC family
1ED Compact A new high performance, cost efficient, high voltage gate driver IC family Heiko Rettinger, Infineon Technologies AG, Am Campeon 1-12, 85579 Neubiberg, Germany, heiko.rettinger@infineon.com
More informationModular I/O System Analog and Digital Interface Modules
OPERATING INSTRUCTIONS Modular I/O System Analog and Digital Interface Modules Installation Operation Maintenance Document Information Document ID Title: Operating Instructions Modular I/O System Part
More informationLC05-6. Dual Low Capacitance TVS Array for Telecom Line-Card Applications. PROTECTION PRODUCTS Description. Features. Mechanical Characteristics
Description The LC5-6 has been specifically designed to protect sensitive components which are connected to highspeed telecommunications lines from over voltages caused by lightning, electrostatic discharge
More informationBrightSign Expander Hardware Guide
Hardware Guide PCBA: Rev C Version: 0.1 Saratoga, CA, USA 1 Table of Contents OVERVIEW... 3 EXPANDER BLOCK DIAGRAM... 4 PORTS... 6 POWER CONNECTOR... 6 OPTICAL SPDIF CONNECTOR... 6 DB25 SWITCH/LED CONNECTOR...
More informationHunting Asynchronous CDC Violations in the Wild
Hunting Asynchronous Violations in the Wild Chris Kwok Principal Engineer May 4, 2015 is the #2 Verification Problem Why is a Big Problem: 10 or More Clock Domains are Common Even FPGA Users Are Suffering
More informationBasic Electronics Prof. Dr. Chitralekha Mahanta Department of Electronics and Communication Engineering Indian Institute of Technology, Guwahati
Basic Electronics Prof. Dr. Chitralekha Mahanta Department of Electronics and Communication Engineering Indian Institute of Technology, Guwahati Module: 2 Bipolar Junction Transistors Lecture-2 Transistor
More informationThe full wave rectifier consists of two diodes and a resister as shown in Figure
The Full-Wave Rectifier The full wave rectifier consists of two diodes and a resister as shown in Figure The transformer has a centre-tapped secondary winding. This secondary winding has a lead attached
More informationSTF203-15 THRU STF203-33
Description The STF03 is a combination EMI filter and line termination device with integrated diodes for use on upstream USB ports. It is constructed using a proprietary technology that allows passive
More informationCanadian Technology Accreditation Criteria (CTAC) ELECTRICAL ENGINEERING TECHNOLOGY - TECHNICIAN Technology Accreditation Canada (TAC)
Preamble Canadian Technology Accreditation Criteria (CTAC) ELECTRICAL ENGINEERING TECHNOLOGY - TECHNICIAN Technology Accreditation Canada (TAC) These CTAC are applicable to programs having titles involving
More informationAnalog outputs. Public Document. VS10XX AppNote: Connecting analog outputs
: Connecting analog outputs Description This document describes how to protect the analog outputs of VS10XX series devices from ESD and how to make a prtoected line-out connection. It shows an example
More informationO p t i m u m M O S F E T S e l e c t i o n f o r S y n c h r o n o u s R e c t i f i c a t i o n
V2.4. May 2012 O p t i m u m M O S F E T S e l e c t i o n f o r S y n c h r o n o u s R e c t i f i c a t i o n IFAT PMM APS SE DS Mößlacher Christian Guillemant Olivier Edition 2011-02-02 Published by
More informationTable 1 Comparison of DC, Uni-Polar and Bi-polar Stepper Motors
Electronics Exercise 3: Uni-Polar Stepper Motor Controller / Driver Mechatronics Instructional Laboratory Woodruff School of Mechanical Engineering Georgia Institute of Technology Lab Director: I. Charles
More informationExperiment 2 Diode Applications: Rectifiers
ECE 3550 - Practicum Fall 2007 Experiment 2 Diode Applications: Rectifiers Objectives 1. To investigate the characteristics of half-wave and full-wave rectifier circuits. 2. To recognize the usefulness
More information(Refer Slide Time: 2:03)
Control Engineering Prof. Madan Gopal Department of Electrical Engineering Indian Institute of Technology, Delhi Lecture - 11 Models of Industrial Control Devices and Systems (Contd.) Last time we were
More informationField-Effect (FET) transistors
Field-Effect (FET) transistors References: Hayes & Horowitz (pp 142-162 and 244-266), Rizzoni (chapters 8 & 9) In a field-effect transistor (FET), the width of a conducting channel in a semiconductor and,
More informationTitle : Analog Circuit for Sound Localization Applications
Title : Analog Circuit for Sound Localization Applications Author s Name : Saurabh Kumar Tiwary Brett Diamond Andrea Okerholm Contact Author : Saurabh Kumar Tiwary A-51 Amberson Plaza 5030 Center Avenue
More informationApplication Note, Rev.1.0, September 2008 TLE8366. Application Information. Automotive Power
Application Note, Rev.1.0, September 2008 TLE8366 Automotive Power Table of Contents 1 Abstract...3 2 Introduction...3 3 Dimensioning the Output and Input Filter...4 3.1 Theory...4 3.2 Output Filter Capacitor(s)
More informationGLOLAB Two Wire Stepper Motor Positioner
Introduction A simple and inexpensive way to remotely rotate a display or object is with a positioner that uses a stepper motor to rotate it. The motor is driven by a circuit mounted near the motor and
More informationTransmission Line Terminations It s The End That Counts!
In previous articles 1 I have pointed out that signals propagating down a trace reflect off the far end and travel back toward the source. These reflections can cause noise, and therefore signal integrity
More informationSDC15. TVS Diode Array for ESD Protection of 12V Data and Power Lines. PROTECTION PRODUCTS Description. Features. Mechanical Characteristics
Description The SDC15 transient voltage suppressor (TVS) is designed to protect components which are connected to data and transmission lines from voltage surges caused by electrostatic discharge (ESD),
More informationSeries AMLDL-Z Up to 1000mA LED Driver
FEATURES: Click on Series name for product info on aimtec.com Series Up to ma LED Driver Models Single output Model Input Voltage (V) Step Down DC/DC LED driver Operating Temperature range 4ºC to 85ºC
More informationEngineering Change Order (ECO) Support in Programmable Logic Design
White Paper Engineering Change Order (ECO) Support in Programmable Logic Design A major benefit of programmable logic is that it accommodates changes to the system specification late in the design cycle.
More informationHow To Calculate The Power Gain Of An Opamp
A. M. Niknejad University of California, Berkeley EE 100 / 42 Lecture 8 p. 1/23 EE 42/100 Lecture 8: Op-Amps ELECTRONICS Rev C 2/8/2012 (9:54 AM) Prof. Ali M. Niknejad University of California, Berkeley
More informationwww.jameco.com 1-800-831-4242
Distributed by: www.jameco.com 1-800-831-4242 The content and copyrights of the attached material are the property of its owner. LF411 Low Offset, Low Drift JFET Input Operational Amplifier General Description
More information