Stylianos Basagiannis

Size: px
Start display at page:

Download "Stylianos Basagiannis"

Transcription

1 Interlocking control by Distributed Signal Boxes Technical Report (TR) 4 Stylianos Basagiannis Supervisors: Dr Andrew Pombortsis, Dr Panagiotis Katsaros Aristotle University of Thessaloniki Department of Informatics 15/7/2006, Thessaloniki Greece 1

2 Interlocking control by Distributed Signal Boxes Stylianos Basagiannis 1 Panagiotis Katsaros 1 Andrew Pombortsis 1 1 Department of Informatics, Aristotle University of Thessaloniki, Thessaloniki, Greece {basags,katsaros,apombo}@csd.auth.gr Abstract. Life-critical control systems are required to comply with certain safety and liveness correctness properties. In most cases, such systems have an intrinsic degree of complexity and it is not easy to formally analyze them, due to the resulting large state space. Also, exhaustive simulation and testing can easily miss life-critical errors. In this work, we introduce an interlocking control approach that is based on the use of the so-called Distributed Signal Boxes (DSBs). The proposed control design is applied to a railway-interlocking problem and more precisely, to the Athens underground metro system. Signal boxes correspond to the network s interlockings and communicate only with their neighbor signal boxes. Communication takes place by the use of rendezvous communication channels. This design results in a simple interlocking control approach that compared to other centralized solutions produces a smaller and easier to analyze state space. Formal analysis and verification is performed with the SPIN model checker. 1 Introduction Interlocking control aims to prevent certain operations from occurring, unless preceded by certain events. Although interlocking control may also be used as a signaling technique in the design of complex communication networks, the term generally refers in a range of vehicular traffic control applications. Interlocking systems have been mainly developed and studied in the field of railway traffic control, where their task is to prevent trains from colliding and derailing, while at the same time allowing their movements. Whether interlocking systems are integrated in life-critical control systems or not, they are required to comply with certain safety and liveness correctness properties. This fact elevates formal modeling and model checking to the number one concern in the design and development of real-scale interlocking systems. However, in most cases, these systems have an intrinsic degree of complexity and it is not easy to fully analyze them, due to the resulting large state space. Usually, the control logic of the interlocking is not the single design concern that has to be checked with respect to the required safety and liveness properties. Complete system 2

3 designs have to include also an adequate representation of the communication between the system s components, as well as, the applied fault tolerance approach. This work introduces the control logic of a new interlocking approach that is based on the use of the so-called Distributed Signal Boxes (DSBs). The proposed interlocking control is applied to a real-scale system model and more precisely to the recently build Athens underground metro network. Signal boxes correspond to the network s stations and communicate only with their neighbors. Communication takes place by the use of rendezvous communication channels. The proposed interlocking control invests on design simplicity and avoids proprietary concept definitions and proprietary system requirements. It is not difficult to be generalized in networks with arbitrary topologies and compared to other centralized solutions produces a smaller and easier to analyze state space. Formal analysis and verification is performed with the SPIN model checker. Section 2 surveys recent research in interlocking control and attempts a comparison with the proposed solution. Section 3 introduces our interlocking approach and the use of the so-called Distributed Signal Boxes (DSBs). Section 4 refers to the formal verification of the proposed interlocking control. The paper ends with a discussion on our work s potential impact and comments interesting future research prospects. 2 Related work During our literature search, we came through a number of previous research efforts trying to verify safety critical systems concerning railway controlling systems. The majority of these works has to do with the formal verification of real-time industrial software systems using various model checkers and techniques, depending on the prerequisites of the project. Hartonas-Garmhausen, Campos, Cimatti, Clarke and Giunchiglia in [1] have described a formal verification technique being applied in medium and large-size railway stations. Although the technique is based on a previous real implementation of railway control software, the sequence of steps that is being followed is based on the verification tool Verus [2], combining symbolic model checking and quantitative timing analysis. The constructed model is being checked through his state space for meeting its defined specifications that its initial system creates, among with safety and liveness properties. The main work that we must refer to is from Cimatti, Giunchiglia, Mongardi, Romano, Torielli, Traverso in [3], in which they perform a model checking technique in the same real time system that the authors in [1] have implement to, using the SPIN model checker [5]. In this work the implemented model is designed with respect to a process based software architecture which basically implements all the logical functions requested by an external operator. The results of this verification have concluded into an erroneous behaviour of the model, obligating the model checker to provide the appropriate counter-example in order to solve the specified conflict. Gnesi, Lenzini, Latella, Abbaneo, Amendola and Marmo in [4], have constructed two models again for the same project, performing into them validation of safety and liveness properties both being specified with asser- 3

4 tions or temporal logic formulas. As we can see in [4], safety properties are being checked in respect of presence of Byzantine faults while liveness properties have been focused on a communication protocol used in the system. Finally in [8] by Winter, we observe a formal verification approach on railway interlocking systems using the CSP formal modeling language and FDR as the selected model checker. This work is also being based on the development of railway signaling project, trying to reduce possible errors of the system developed using a different formal method. While the number of works being implemented in the current research theme is quite large concerning the formal models developed in [3, 4, 5], the main characteristic of those is that they refer to a centralized structure of the model, trying to meet the safety specifications acquired from each industrial project. Safety properties being checked are not different moving through various formal analysis studies, as the models being developed meet specifications such as collision, derailing and abnormal movement of the trains. In this paper we implement a model representing a safety-critical railway controlling system with the use of a proposed technique called Distributed Signal Boxing (DSB). The basic idea of this technique is that every internal entity in the model has a corresponding signal box that communicates for it among its neighbours in a network system, exchanging signals of bytes. This technique has the advantages of reducing the safety critical system s complexity verified with the help of the SPIN model checker for safety and liveness properties. In order to introduce a new technique for applying formal methods to a safety-critical interlocking system, we have to prove the correctness and appliance of this through a case implementation of railway interlocking system. In the current work, performing the technique in a railway interlocking control system consider to be best case of testing the correctness of our methodology. Although previous works has shown to us a way of implementing representative models of similar railway control systems, complexity of those systems is often high enough contributing to an increase of the safety of the overall system [9, 10]. Having a model that reduces the state space of such a system, offering also proofs for validation of safety and liveness properties can become very useful foundation for the implementation of correct safety critical systems. While previous works [1, 3, 4, 5] have been focused on centralized railway interlocking control systems, in the current paper we look into a distributed way of communication between entities, making feasible to analyze fault tolerance and real time constaints for the implemented system According to the above we implement a PROMELA model that implements the distributed signalbox technique resulting in an error free verification result that the SPIN model checker return as output of our model. Describing the structure of this paper, in section 3 we present the Distributed Signal Box technique describing the mechanism of the algorithm referred to the advantages that this methodology offers while performed in software systems. To test and verify this technique we perform the mechanism in a safety critical railway signaling system based on real environment of the attico metro railway station. In section 4 we start to implement the model of the safety critical system of the Attico metro, in the input language PROMELA of the SPIN model checker trying to give detailed description of the steps being followed modeling the specific example and the verification results. In detail, at first we look through the structure and the imple- 4

5 mentation process of the model, while we verify its specifications using the formal tool. Main purpose of it to verify that the technique performed in a safety critical system obeys the safety and liveness properties that the specified system ought to validate. Finally in section 5 the conclusion and further future extensions of the specific survey are proposed summarizing also the outcomes of the current paper. 3 Distributed Signal Boxes Main target of this paper is the presentation of a new way of modeling a checking mechanism that will allow the construction of safe and easy to analyze safety critical control systems. Its advantage while functioning is based on the distributed architecture which is characterized as method of Distributed Signal Boxes (DSBs). DSBs are capable of functioning through direct communication points as seen in Figure 1a and 1b. Figure 1a: 1 st Communication Sample During the design phase of DSBs, the connection mode as seen in Figure 1 was taken into consideration trying to verify an entity that should move through nodes connected in a simple 1-1 topology, using a synchronized distributed validation methodology. Figure 1b: 2 nd Communication sample Later on, (as in a real time railway control system), topology as seen in Figure 1b, was introduced in a 1-2 topology, where from one node two choices of interaction are available. Combining these two types of connection, communication should involve more than the required one indicator (message) which will play the role of the control flag of the network s traffic. It must be added that as more indicators are being added into the control mechanism, the more complex and local-centralized the mechanism will become, driving the study beyond its initial purposes. Due to that we implement the DSBs, using two message indicators (referred as signals) which will control entity movement (allocation) in a network (such as a railway control system), exchanging their places of indication, as the entity acquires a resource. 5

6 Implementing the mechanism at first for simple direct communication points, the concept of labeling any insertion into the communication panel was the first to be constructed, letting the network know about the presence of an entity inside it. Due to its flexibility embedded, it is applicable in every kind of communication network, tree based or ring (according to systems combined from topologies of Figure 1a and 1b), and every entity has its own signal box communicating with it with synchronized channels exchanging a message. Entities do not communicate directly through each other but through their signal boxes. Each signal box communicates with its neighbors with synchronized communication channels, exchanging a message. Figure 1: Basic diagrammatic application of DSB The topology of the network and the correct application of the method depend on the connection of the entities as long as those entities have been properly declared among their neighbors. In the whole state space of the application of the mechanism there are two types of messages being exchanged, both characterized as indicators which controls the network resources and distributes them among the entities that requests them. The whole mechanism consists of three procedures: one for the entities called Station i, one for its signal box to the corresponding entity called Signalbox i and one initialize procedure that introduce the request of an entity to the network called Initialize(). Each entity must have its defined station and signal box while in every request the network suffers, the initialize procedure must be executed (considered as the entrance before a request enters the network). 6

7 Figure 2: DSB mechanism function In Figure 2, we observe the communication of the interlockings of the network, using signal exchanging with the help of synchronization channels, the PROMELA language offers. After passing through the Initiate() flag function, the entity (train) enters a stop-wait state which is controlled through the distributed signal boxes that are scattered in the network. The network realizes the entrance of the entity by the moment the entity passes the Initiate() function, as it will wait for a specific indicate msg2 to arrive. This indicator will be produced from the corresponding DSB execution, setting the mechanism in a checking state for releasing the entity (train) to the next resource (considered to be the next non empty tunnel, that the train wants to enter). The whole function scheme of DSB is described using PROMELA in figure 2, specifically created for the railway control system that it is going to be applied in. In order to validate the proposed mechanism we decided to perform the method to a real environment of a safety critical control system choosing the railway control system of the Attico metro (metro railway system of Athens). Considering the railway 7

8 system as a communicating network, marking entities as stations, creating their signal boxes and moving trains as requests for entering a tunnel (requesting from the station the tunnel resource) we attempt to perform the mechanism in PROMELA language; the input language for the SPIN model checker. Through it we can simulate and observe carefully the results of the safety critical system and moreover of the mechanism behavior on it, while the verification process will prove to us that the safety critical system will succeed its safety and liveness properties. 4 Model building and verification For the best testing of the mechanism through its application to a safety critical control system, we should validate the specifications that the real time safety control signaling system must meet. Safety and liveness properties should be verified in order for the proper function of system and the network in a broader view. We have chosen the SPIN model checker [ ] and PROMELA language as the tool for operating this study. Being more specific about the SPIN model checker and the reason why we have chosen it for formal analysis of the selected railway control system, the basic arguments are listed below, according to [ ]. These are: SPIN is created for efficient software verification, not hardware verification. That reason makes the tool an exceptional choice for simulating, verifying and finding errors among several software systems such as operating systems, data communication protocols switching systems, concurrent algorithms and railway signalling protocols. According to this, the SPIN model checker is consider to be the best choice while performing formal methods in a signalling railway control system such as AM. SPIN supports a high level language as input in order to specify systems descriptions. With the help of PROMELA, SPIN produces efficient results when checking the logical consistency of a specification. After applying SPIN on a pre-modelled safety critical systems, SPIN can provide us with reports on deadlocks, unspecified receptions, flag incompleteness, race conditions and unwanted assumptions about the relative speeds processes. The tool also can be used as full LTL (Linear Temporal Logic) model checking system supporting all the correctness requirements which are expressed in linear time temporal logic formulae, having the opportunity to check the model for safety and liveness properties. Finally, SPIN is a tool that supports both rendezvous and buffered message passing among processes that are synchronised, making the choice of applying SPIN to the specified signalling control system, ideal as far as verifying correctness of error free railway condition communication properties. This contributes to the argument for SPIN being the perfect solution in performing the formal method to the system we have developed according to our mechanism, for the desired system s properties. 8

9 We are going to separate the model construction into two subsections; first the implementation phase in which we will produce the model structure compared to the real time railway station of the AM and coding the whole network scheme among with our mechanism in PROMELA. After the completion of this phase we will simulate and verify our model with SPIN model checker, observing and explaining the returned results. a. Model Structure and Implementation Looking at the AM system, we observe that there are three railway lines with a number of stations connected by tunnels. Figure 3: Attico metro underground railway station architecture There are four points in which lines intersect with each other through their common stations. In this certain points the railway lines are in different level of operation without letting the train movement of different lines to interfere with them, as shown in Figure3. For this reason we consider each line independent from each other, leading us to the modeling of the bidirectional Line1. Trying to figure out a diagrammatic way of performing the DSBs method to the selected problem, we take into consideration the real connectivity of the stations between them, allowing us to define the topology of the network, as shown in the Figure 4. 9

10 Figure 4: DSB mechanism application 1 As we can see from Figure 4, each station (entity) is connecting through its identical through bidirectional tunnels allowing trains (requests) to move along them. Each station has its own signal box communicating with their neighbors through communication channels that we have created for checking the availability of the tunnel (resource), when a train (request) reaches the corresponding station. All these considerations are being taken according to the basic principles that we have defined in section 3, as we want the DSBs method principle steps to be followed. The structure of the model is based on the signal boxes their communication between them (neighbours) and between their stations, through channels with rendezvous communication. So except from the channels that first exist in our model to represent the tunnels of the AM control system, channels are being defined to represent not only a tunnel that will connect the station with its signal box, but also the signal-channels that would allow communication between the signal boxes (only with 10

11 the back and the front signal box). These additional tunnels of communication must be synchronized during their exchange of signals. For that reason these channels will have zero size in order not to store any signal. Continuing with the implementation of each procedure-proctype that is used in our model, it should be stated that signals are represented with messages (msg1 and msg2), corresponding to the signals that are being exchanged with the stations and the signal boxes and between the signal boxes. Figure 5: PROMELA model definition of signals, tunnels and signalboxes At first the station proctype is being defined having three channel parameters: in_track channel where it refers to the tunnel that is entrance for the corresponding station, out_track where it refers to the tunnel after the station and the track_signal which is going to deliver signals from the signal box. As a train reaches a station, the station sends message to its signal box and a second message (different from the first one) must be received in order the train to be released to the tunnel in front of the station. 11

12 Figure 6: PROMELA DSB implementation The setup proctype has also three parameters: a channel track which is actually the tunnel where at first the train is going to enter, a channel track_signal which is going to check whether the tunnel is empty or not, and of course the byte train (1 or 2).The signalbox proctype has also three channel parameters: the previous signal-channel (prev) of the signal box, the next signal-channel of the signal box, and the track_signal channel. Figure 7: Assertion definition ASR1 12

13 At this point we are going to have two different options; first a message (msg2) is being sent to the signal-next channel of the corresponding signal box where this channel is going now to wait for a message (msg1) from its station. In the second option, a message (msg1) must be received from the signal box, informing the previous channel with a message that the line is clear (and the train has gone). Finally, proctype monitor and the init process are defined. In the proctype monitor the assertion that must be always checked from the model is written, as shown in Figure 7 while in the init process all the proctypes are being started through the method run. Figure 8: Initiating the PROMELA model Figure 8 show to us a sample declaration of the initiation of the model executing simply the initiate, the station and the signal box procedure, necessary for the implementation of DSBs. In this point we have to take into consideration the basic properties that our model has to fulfill, in order for our method to succeed solving the safety conflicts that might arise in this safety critical system. 13

14 Figure 9: Detailed DSB instance operation for the Attico metro underground railway network As shown in Figure 9 in which the mechanism is examined deeply in comparison with the railway architecture, we see that the assertion procedure monitor() always active in our model, must not be violated at any time of the execution of our model, validating the safety properties of our safety critical system. b. Model Verification Having defined the PROMELA model of the selected safety critical system, we have to continue to the verification of the model which contributes to the proof of correctness of the DSB methodology. In detail, we are going to validate our model for safety and liveness properties, through the output that the SPIN model checker returns back. We use ASR1 (Assertion 1) and the monitor() proctype for assuring safety properties of the railway system though SPIN s verification output, while liveness property are verified through the examination of SPIN s simulation output and its feature of the linear time temporary manager (LTL), defining corresponding formulas. The safety property that is being verified is described below as ASR1: ASR1: A tunnel can only be occupied by one train at a time ASR1 is the modeled precisely as the Monitor() proctype that is executed in the background of our model, and through the entire execution time of it. Its basic operation would be that at no time must every tunnel of our network must be full. Meaning that at no time must the predefined tunnel with two bytes capacity must indeed have two entities. Combining all the non empty tunnels of the network, we construct the successful assertion of our model, waiting for the SPIN model checker to inform us 14

15 whether or not the assertion is violated, concluding consequently if the DSB mechanism is actually working. In order to ensure our model for the specific safety property, we have to include all the possible situations that the network can hold. For example the disaster situation for the specific safety critical system such as a railway station would be a collision between two trains in a certain tunnel of the network. We have to consider that each tunnel should allow two trains (entities) by definition of the type of it. This is implemented by defining each tunnel as channels that can hold two at the most entities (which is the disaster situation), one train (which is the situation that a train is moving through the tunnel), and none (which indicates that the channel is empty). We can observe this through Figure 5, where a simple definition of the network s channel is chan Tunnelij = [2] of {byte} The output that is been generated from SPIN is the following: Figure 10: SPIN verification output As we can see from the verification output, the SPIN model checker finds no error in its trying to find whether or not the given safety property (assertion) is never violated. That is been proved where errors are zero (0) meaning that the verification is valid. We can also see that in the simulation window or the MSC where no tunnel is been occupied by two trains at a time. Also we observe that the states generated is considered quite small for a complete railway interlocking control system (as in the current PROMELA model 48 communicating through Signal boxes stations have been created). Moving on to the verification procedure, we have to observe whether or not the model meets its liveness properties. As liveness property (LVN1) in the specific ap- 15

16 plication example, is thought to be the specification that every train eventually (if this is inserted into the network) will pass through all the lines (tunnels) of it. Considering the architecture of the Attico metro which is a cyclic graph, each train that we insert on it, will loop infinitely until we choose to stop the execution of the model. According to that we define LVN1 as: LVN1: Every train will eventually access every line of the network The proof of the following sentence consider to be given a) through the simulation output of the model, as we can see that every entity is consequently take access to all the predefined tunnels of the network b) from the Message Sequence Chart that the SPIN model checker creates, which show to us even the correct communication of DSB, allowing safely the trains to proceed and c) using Liner Time Logic formulae which according to the model checker, LTL formulae is translated to a negated claim which is validated either with the desired system-user behavior. In the following lines we are going to use the LTL verification procedure for verifuing both the main assertion of the problem ASR1 but also the liveness property LVN1. In order to verify our model using temporal properties, we have to verify our system using the LTL property manager from the XSPIN (the graphical user interface of the SPIN model checker). For ASR1, we have to write the above LTL formula for desired behaviour: []! p where p is defined in the symbol definitions as full(tunnelswa) full(tunnelab) full(tunnelbc) full(tunnelcd) full(tunnelde) full(tunnelef) full(tunnelfg) full(tunnelgh) full(tunnelhi) full(tunnelij) full(tunneljk) full(tunnelkl) full(tunnellm) full(tunnelmn) full(tunnelno) full(tunnelop) full(tunnelpq) full(tunnelqr) full(tunnelrs) full(tunnelst) full(tunneltu) full(tunneluv) full(tunnelvw) full(tunnelwx) full(tunnelxsw1) full(tunnelsw1x) full(tunnelxw) full(tunnelwv) full(tunnelvu) full(tunnelut) full(tunnelts) full(tunnelsr) full(tunnelrq) full(tunnelqp) full(tunnelpo) full(tunnelon) full(tunnelnm) full(tunnelml) full(tunnellk) full(tunnelkj) full(tunnelji) full(tunnelih) full(tunnelhg) full(tunnelgf) full(tunnelfe) full(tunneled) full(tunneldc) full(tunnelcb) full(tunnelba) full(tunnelasw) Trying to run the LTL property manager to verify our model where property should holds for error behaviour (no executions) the ltl formula should be: 16

17 p where p is defined the same as the above. The basic idea of the first LTL verification is that consider our predefined model, the desired behavior of it is that at no time any stated line of the control system would be full (considering that a line holds two mtypes, meaning at most two trains at a disaster situation). If the property holds, than the model would be free of collision problems, validating the main assertion (ASR1) of our problem. Verifying our model for the liveness property LVN1 we have to define the k LTL formula as: []!k Where k is defined in the symbol definitions as #define k (nempty(tunnelswa) && nempty(tunnelab) && nempty(tunnelbc) && nempty(tunnelcd) && nempty(tunnelde) && nempty(tunnelef) && nempty(tunnelfg) && nempty(tunnelgh) && nempty(tunnelhi) && nempty(tunnelij) && nempty(tunneljk) && nempty(tunnelkl) && nempty(tunnellm) && nempty(tunnelmn) && nempty(tunnelno) && nempty(tunnelop) && nempty(tunnelpq) && nempty(tunnelqr) && nempty(tunnelrs) && nempty(tunnelst) && nempty(tunneltu) && nempty(tunneluv) && nempty(tunnelvw) && nempty(tunnelwx) && nempty(tunnelxsw1) && nempty(tunnelsw1x) && nempty(tunnelxw) && nempty(tunnelwv) && nempty(tunnelvu) && nempty(tunnelut) && nempty(tunnelts) && nempty(tunnelsr) && nempty(tunnelrq) && nempty(tunnelqp) && nempty(tunnelpo) && nempty(tunnelon) && nempty(tunnelnm) && nempty(tunnelml) && nempty(tunnellk) && nempty(tunnelkj) && nempty(tunnelji) && nempty(tunnelih) && nempty(tunnelhg) && nempty(tunnelgf) && nempty(tunnelfe) && nempty(tunneled) && nempty(tunneldc) && nempty(tunnelcb) && nempty(tunnelba) && nempty(tunnelasw)) The basic idea of this second LTL verification is to try and ensure that every line of the railway network is going to be accessed if there is an entity (train) inserted to the network. To prove that we slightly change our model introducing train number one. We want, using the LTL verification methodology to validate the LVN1 for the train that we have into our network. Defining k as above, we reassure at no time that all the tunnels of the network would be empty, meaning that a the entity will eventually pass sequentially through the network. In Table 1 we report some significant results according to the properties verified. State vector Depth search SPIN s output 17

18 AM model Success ASR Success LVN Success Table 1: SPIN verification outputs 5 Conclusion In this paper we attempt the verification of a safety critical system using the newly created methodology of Distributed Signal Boxes. Based on a communication logic of each resource of the network is communicate only with its neighbors through the temporary created signal boxes, exchanging signal, while every entity requiring a resource of the network will call itself to it, moving the mechanism to allocate (depending the specifications) the resource that the entity requests. We tried to validate the mechanism by its application to a safety critical system such as the railway interlocking control system of the underground metro of Athens. According to mostly previous works, but also to the strictly successful verification that such a model would require to have, we construct a PROMELA model in precision with the real time operation scheme the specific railway station is based on. After modeling the station s topology and define their communication lines (tunnels), we insert to the model our mechanism, considering entities of the railway network as representatives of the entities that DSB requires. SPIN s output produced back to us, verifies correctly the model and consequently proving that the proposed DSB is successfully applicable. We have to add that in the biggest part of the study, DSB is considered to be applicable in every network topology, allowing secure resource allocation of it among entities. Moreover its application will reduce complexity of the system while control will pass from the centralized to the distributed more secure method (allowing checking the defined model for fault tolerance easily which concludes in parallel in finding possible errors). Tested through cyclic graphs using the specific safety control system and extended to tree non-intersected lines of railway control systems, DSB application to more complex network is required as future work in this computer system verification section. Accomplishing that, we expect by extending DSB to allow its application into communication protocols, network resource allocation algorithms and other synchronization problems meeting often today. References [1] V.H.Garmhausen, S.Campos, A.Cimatti, E.Clarke, F.Giunchiglia. Verification of a Safety-Critical Railway Interlocking System with Real time Constraints. IEEE Computer Society, p ,

19 [2] S.Campos, E.Clarke, M.Minea. The Verus tool: a quantitative approach to the formal verification of real-time systems. In Conference on Computer Aided Verification, [3] A.Cimatti, F.Giuchiglia, G.Mongardi, D.Romano, F.Torielli and P.Traverso. Model Checking Safety Critical Software with SPIN: an Application to a Railway Interlocking System. In Proceedings of 3 rd SPIN workshop, [4] S.Gnesi, D.Latella, G.Lenzini, C.Abbaneo, A.Amendola and P.Marmo. A Formal Specification and Validation of a Critical System in Presence of Byzantine Errors. In Proceedings of TACAS 2000, Lecture Notes in Computer Science, p , [5] A.Cimatti, F.Giunchiglia, G.Mongardi, D.Romano, F.Torielli and P.Traverso. Formal Verification of a Railway Interlocking System using Model Checking. Formal Aspect of Computing, v.10 (4), p , [6] G.J.Holzmann. The Model Checker SPIN. IEEE Transaction on Software Engineering, v.5 (23), p , [7] G.J.Holzmann. Design and Validation of Computer Protocols. PrentiseHall, [8] K.Winter. Model Checking for Abstract State Machines. Journal of Universal Computer Science, v.3 (5) p , 1997 [9] T. Hlavaty, L. Preucil, and P. Stepan. Formal methods in development and testing of railway interlocking systems. In International Conference Railway Traction Systems, p , Italy,

Software Engineering using Formal Methods

Software Engineering using Formal Methods Software Engineering using Formal Methods Model Checking with Temporal Logic Wolfgang Ahrendt 24th September 2013 SEFM: Model Checking with Temporal Logic /GU 130924 1 / 33 Model Checking with Spin model

More information

Introduction to SPIN. Acknowledgments. Parts of the slides are based on an earlier lecture by Radu Iosif, Verimag. Ralf Huuck. Features PROMELA/SPIN

Introduction to SPIN. Acknowledgments. Parts of the slides are based on an earlier lecture by Radu Iosif, Verimag. Ralf Huuck. Features PROMELA/SPIN Acknowledgments Introduction to SPIN Parts of the slides are based on an earlier lecture by Radu Iosif, Verimag. Ralf Huuck Ralf Huuck COMP 4152 1 Ralf Huuck COMP 4152 2 PROMELA/SPIN PROMELA (PROcess MEta

More information

Fundamentals of Software Engineering

Fundamentals of Software Engineering Fundamentals of Software Engineering Model Checking with Temporal Logic Ina Schaefer Institute for Software Systems Engineering TU Braunschweig, Germany Slides by Wolfgang Ahrendt, Richard Bubel, Reiner

More information

Quick Start Guide. June 3, 2012

Quick Start Guide. June 3, 2012 The ERIGONE Model Checker Quick Start Guide Mordechai (Moti) Ben-Ari Department of Science Teaching Weizmann Institute of Science Rehovot 76100 Israel http://stwww.weizmann.ac.il/g-cs/benari/ June 3, 2012

More information

INF5140: Specification and Verification of Parallel Systems

INF5140: Specification and Verification of Parallel Systems INF5140: Specification and Verification of Parallel Systems Lecture 7 LTL into Automata and Introduction to Promela Gerardo Schneider Department of Informatics University of Oslo INF5140, Spring 2007 Gerardo

More information

The Model Checker SPIN

The Model Checker SPIN The Model Checker SPIN Author: Gerard J. Holzmann Presented By: Maulik Patel Outline Introduction Structure Foundation Algorithms Memory management Example/Demo SPIN-Introduction Introduction SPIN (Simple(

More information

Introduction to Promela and SPIN. LACL, Université Paris 12

Introduction to Promela and SPIN. LACL, Université Paris 12 Introduction to Promela and SPIN LACL, Université Paris 12 Promela = Process Meta Language A specification language! No programming language! Used for system description : Specify an abstraction of the

More information

Formal Verification by Model Checking

Formal Verification by Model Checking Formal Verification by Model Checking Natasha Sharygina Carnegie Mellon University Guest Lectures at the Analysis of Software Artifacts Class, Spring 2005 1 Outline Lecture 1: Overview of Model Checking

More information

Today s Agenda. Automata and Logic. Quiz 4 Temporal Logic. Introduction Buchi Automata Linear Time Logic Summary

Today s Agenda. Automata and Logic. Quiz 4 Temporal Logic. Introduction Buchi Automata Linear Time Logic Summary Today s Agenda Quiz 4 Temporal Logic Formal Methods in Software Engineering 1 Automata and Logic Introduction Buchi Automata Linear Time Logic Summary Formal Methods in Software Engineering 2 1 Buchi Automata

More information

MODEL CHECKING OF SERVICES WORKFLOW RECONFIGURATION: A PERSPECTIVE ON DEPENDABILITY

MODEL CHECKING OF SERVICES WORKFLOW RECONFIGURATION: A PERSPECTIVE ON DEPENDABILITY MODEL CHECKING OF SERVICES WORKFLOW RECONFIGURATION: A PERSPECTIVE ON DEPENDABILITY 1 Juan Carlos Polanco Aguilar 1 Koji Hasebe 1 Manuel Mazzara 2 Kazuhiko Kato 1 1 University of Tsukuba Department of

More information

Lecture 9 verifying temporal logic

Lecture 9 verifying temporal logic Basics of advanced software systems Lecture 9 verifying temporal logic formulae with SPIN 21/01/2013 1 Outline for today 1. Introduction: motivations for formal methods, use in industry 2. Developing models

More information

Model Checking II Temporal Logic Model Checking

Model Checking II Temporal Logic Model Checking 1/32 Model Checking II Temporal Logic Model Checking Edmund M Clarke, Jr School of Computer Science Carnegie Mellon University Pittsburgh, PA 15213 2/32 Temporal Logic Model Checking Specification Language:

More information

Software Active Online Monitoring Under. Anticipatory Semantics

Software Active Online Monitoring Under. Anticipatory Semantics Software Active Online Monitoring Under Anticipatory Semantics Changzhi Zhao, Wei Dong, Ji Wang, Zhichang Qi National Laboratory for Parallel and Distributed Processing P.R.China 7/21/2009 Overview Software

More information

RATP safety approach for railway signalling systems

RATP safety approach for railway signalling systems RATP safety approach for railway signalling systems ReSIST summer School 007 Pierre CHARTIER Summary. Introduction. Hardware fault detection. 6 Introduction Global railway system Rolling stock Environment

More information

Overview Motivating Examples Interleaving Model Semantics of Correctness Testing, Debugging, and Verification

Overview Motivating Examples Interleaving Model Semantics of Correctness Testing, Debugging, and Verification Introduction Overview Motivating Examples Interleaving Model Semantics of Correctness Testing, Debugging, and Verification Advanced Topics in Software Engineering 1 Concurrent Programs Characterized by

More information

Using Patterns and Composite Propositions to Automate the Generation of Complex LTL

Using Patterns and Composite Propositions to Automate the Generation of Complex LTL University of Texas at El Paso DigitalCommons@UTEP Departmental Technical Reports (CS) Department of Computer Science 8-1-2007 Using Patterns and Composite Propositions to Automate the Generation of Complex

More information

Specification and Analysis of Contracts Lecture 1 Introduction

Specification and Analysis of Contracts Lecture 1 Introduction Specification and Analysis of Contracts Lecture 1 Introduction Gerardo Schneider gerardo@ifi.uio.no http://folk.uio.no/gerardo/ Department of Informatics, University of Oslo SEFM School, Oct. 27 - Nov.

More information

A Classification of Model Checking-based Verification Approaches for Software Models

A Classification of Model Checking-based Verification Approaches for Software Models A Classification of Model Checking-based Verification Approaches for Software Models Petra Brosch, Sebastian Gabmeyer, Martina Seidl Sebastian Gabmeyer Business Informatics Group Institute of Software

More information

Model-Checking Verification for Reliable Web Service

Model-Checking Verification for Reliable Web Service Model-Checking Verification for Reliable Web Service Shin NAKAJIMA Hosei University and PRESTO, JST nkjm@i.hosei.ac.jp Abstract Model-checking is a promising technique for the verification and validation

More information

T-79.186 Reactive Systems: Introduction and Finite State Automata

T-79.186 Reactive Systems: Introduction and Finite State Automata T-79.186 Reactive Systems: Introduction and Finite State Automata Timo Latvala 14.1.2004 Reactive Systems: Introduction and Finite State Automata 1-1 Reactive Systems Reactive systems are a class of software

More information

Model Checking based Software Verification

Model Checking based Software Verification Model Checking based Software Verification 18.5-2006 Keijo Heljanko Keijo.Heljanko@tkk.fi Department of Computer Science and Engineering Helsinki University of Technology http://www.tcs.tkk.fi/~kepa/ 1/24

More information

Network (Tree) Topology Inference Based on Prüfer Sequence

Network (Tree) Topology Inference Based on Prüfer Sequence Network (Tree) Topology Inference Based on Prüfer Sequence C. Vanniarajan and Kamala Krithivasan Department of Computer Science and Engineering Indian Institute of Technology Madras Chennai 600036 vanniarajanc@hcl.in,

More information

Model Checking: An Introduction

Model Checking: An Introduction Announcements Model Checking: An Introduction Meeting 2 Office hours M 1:30pm-2:30pm W 5:30pm-6:30pm (after class) and by appointment ECOT 621 Moodle problems? Fundamentals of Programming Languages CSCI

More information

Prediction of DDoS Attack Scheme

Prediction of DDoS Attack Scheme Chapter 5 Prediction of DDoS Attack Scheme Distributed denial of service attack can be launched by malicious nodes participating in the attack, exploit the lack of entry point in a wireless network, and

More information

Validated Templates for Specification of Complex LTL Formulas

Validated Templates for Specification of Complex LTL Formulas Validated Templates for Specification of Complex LTL Formulas Salamah Salamah Department of Electrical, computer, Software, and Systems Engineering Embry Riddle Aeronautical University 600 S. Clyde Morris

More information

Testing LTL Formula Translation into Büchi Automata

Testing LTL Formula Translation into Büchi Automata Testing LTL Formula Translation into Büchi Automata Heikki Tauriainen and Keijo Heljanko Helsinki University of Technology, Laboratory for Theoretical Computer Science, P. O. Box 5400, FIN-02015 HUT, Finland

More information

The Course. http://www.cse.unsw.edu.au/~cs3153/

The Course. http://www.cse.unsw.edu.au/~cs3153/ The Course http://www.cse.unsw.edu.au/~cs3153/ Lecturers Dr Peter Höfner NICTA L5 building Prof Rob van Glabbeek NICTA L5 building Dr Ralf Huuck NICTA ATP building 2 Plan/Schedule (1) Where and When Tuesday,

More information

Software testing. Objectives

Software testing. Objectives Software testing cmsc435-1 Objectives To discuss the distinctions between validation testing and defect testing To describe the principles of system and component testing To describe strategies for generating

More information

Computer Network. Interconnected collection of autonomous computers that are able to exchange information

Computer Network. Interconnected collection of autonomous computers that are able to exchange information Introduction Computer Network. Interconnected collection of autonomous computers that are able to exchange information No master/slave relationship between the computers in the network Data Communications.

More information

System modeling. Budapest University of Technology and Economics Department of Measurement and Information Systems

System modeling. Budapest University of Technology and Economics Department of Measurement and Information Systems System modeling Business process modeling how to do it right Partially based on Process Anti-Patterns: How to Avoid the Common Traps of Business Process Modeling, J Koehler, J Vanhatalo, IBM Zürich, 2007.

More information

Software Modeling and Verification

Software Modeling and Verification Software Modeling and Verification Alessandro Aldini DiSBeF - Sezione STI University of Urbino Carlo Bo Italy 3-4 February 2015 Algorithmic verification Correctness problem Is the software/hardware system

More information

http://aejm.ca Journal of Mathematics http://rema.ca Volume 1, Number 1, Summer 2006 pp. 69 86

http://aejm.ca Journal of Mathematics http://rema.ca Volume 1, Number 1, Summer 2006 pp. 69 86 Atlantic Electronic http://aejm.ca Journal of Mathematics http://rema.ca Volume 1, Number 1, Summer 2006 pp. 69 86 AUTOMATED RECOGNITION OF STUTTER INVARIANCE OF LTL FORMULAS Jeffrey Dallien 1 and Wendy

More information

SAN Conceptual and Design Basics

SAN Conceptual and Design Basics TECHNICAL NOTE VMware Infrastructure 3 SAN Conceptual and Design Basics VMware ESX Server can be used in conjunction with a SAN (storage area network), a specialized high speed network that connects computer

More information

PEDAMACS: Power efficient and delay aware medium access protocol for sensor networks

PEDAMACS: Power efficient and delay aware medium access protocol for sensor networks PEDAMACS: Power efficient and delay aware medium access protocol for sensor networks Sinem Coleri and Pravin Varaiya Department of Electrical Engineering and Computer Science University of California,

More information

Formal Verification and Linear-time Model Checking

Formal Verification and Linear-time Model Checking Formal Verification and Linear-time Model Checking Paul Jackson University of Edinburgh Automated Reasoning 21st and 24th October 2013 Why Automated Reasoning? Intellectually stimulating and challenging

More information

Formal Verification of Software

Formal Verification of Software Formal Verification of Software Sabine Broda Department of Computer Science/FCUP 12 de Novembro de 2014 Sabine Broda (DCC-FCUP) Formal Verification of Software 12 de Novembro de 2014 1 / 26 Formal Verification

More information

Formal verification of contracts for synchronous software components using NuSMV

Formal verification of contracts for synchronous software components using NuSMV Formal verification of contracts for synchronous software components using NuSMV Tobias Polzer Lehrstuhl für Informatik 8 Bachelorarbeit 13.05.2014 1 / 19 Problem description and goals Problem description

More information

Kirsten Sinclair SyntheSys Systems Engineers

Kirsten Sinclair SyntheSys Systems Engineers Kirsten Sinclair SyntheSys Systems Engineers Kirsten Sinclair SyntheSys Systems Engineers Spicing-up IBM s Enterprise Architecture tools with Petri Nets On Today s Menu Appetiser: Background Starter: Use

More information

Software Quality Exercise 1

Software Quality Exercise 1 Software Quality Exercise Model Checking Information. Dates Release: 7.0.0.5pm Deadline: 07.0.0.5pm Discussion:.0.0. Formalities While this exercise can be solved and handed in in groups of three, every

More information

Towards Model Checking Executable UML Specifications in mcrl2

Towards Model Checking Executable UML Specifications in mcrl2 Innovations Syst Softw Eng manuscript No. (will be inserted by the editor) Towards Model Checking Executable UML Specifications in mcrl2 Helle Hvid Hansen Jeroen Ketema Bas Luttik MohammadReza Mousavi

More information

Software Engineering Reference Framework

Software Engineering Reference Framework Software Engineering Reference Framework Michel Chaudron, Jan Friso Groote, Kees van Hee, Kees Hemerik, Lou Somers, Tom Verhoeff. Department of Mathematics and Computer Science Eindhoven University of

More information

Runtime Verification - Monitor-oriented Programming - Monitor-based Runtime Reflection

Runtime Verification - Monitor-oriented Programming - Monitor-based Runtime Reflection Runtime Verification - Monitor-oriented Programming - Monitor-based Runtime Reflection Martin Leucker Technische Universität München (joint work with Andreas Bauer, Christian Schallhart et. al) FLACOS

More information

Real-Time Component Software. slide credits: H. Kopetz, P. Puschner

Real-Time Component Software. slide credits: H. Kopetz, P. Puschner Real-Time Component Software slide credits: H. Kopetz, P. Puschner Overview OS services Task Structure Task Interaction Input/Output Error Detection 2 Operating System and Middleware Applica3on So5ware

More information

New protocol concept for wireless MIDI connections via Bluetooth

New protocol concept for wireless MIDI connections via Bluetooth Wireless MIDI over Bluetooth 1 New protocol concept for wireless MIDI connections via Bluetooth CSABA HUSZTY, GÉZA BALÁZS Dept. of Telecommunications and Media Informatics, Budapest University of Technology

More information

(Refer Slide Time: 01:52)

(Refer Slide Time: 01:52) Software Engineering Prof. N. L. Sarda Computer Science & Engineering Indian Institute of Technology, Bombay Lecture - 2 Introduction to Software Engineering Challenges, Process Models etc (Part 2) This

More information

School of Computer Science

School of Computer Science School of Computer Science Computer Science - Honours Level - 2014/15 October 2014 General degree students wishing to enter 3000- level modules and non- graduating students wishing to enter 3000- level

More information

Development of dynamically evolving and self-adaptive software. 1. Background

Development of dynamically evolving and self-adaptive software. 1. Background Development of dynamically evolving and self-adaptive software 1. Background LASER 2013 Isola d Elba, September 2013 Carlo Ghezzi Politecnico di Milano Deep-SE Group @ DEIB 1 Requirements Functional requirements

More information

The ProB Animator and Model Checker for B

The ProB Animator and Model Checker for B The ProB Animator and Model Checker for B A Tool Description Michael Leuschel and Michael Butler Department of Electronics and Computer Science University of Southampton Highfield, Southampton, SO17 1BJ,

More information

Test Case Generation for Ultimately Periodic Paths Joint work with Saddek Bensalem Hongyang Qu Stavros Tripakis Lenore Zuck Accepted to HVC 2007 How to find the condition to execute a path? (weakest precondition

More information

Verifying Large SDL-Specifications using Model Checking

Verifying Large SDL-Specifications using Model Checking Verifying Large SDL-Specifications using Model Checking Natalia Sidorova 1 and Martin Steffen 2 1 Dept. of Math. and Computer Science, Eindhoven University of Technology, The Netherlands n.sidorova@tue.nl

More information

Competitive Analysis of On line Randomized Call Control in Cellular Networks

Competitive Analysis of On line Randomized Call Control in Cellular Networks Competitive Analysis of On line Randomized Call Control in Cellular Networks Ioannis Caragiannis Christos Kaklamanis Evi Papaioannou Abstract In this paper we address an important communication issue arising

More information

Applying Model Checking to Destructive Testing and Analysis of Software System

Applying Model Checking to Destructive Testing and Analysis of Software System 1254 JOURNAL OF SOFTWARE, VOL. 8, NO. 5, MAY 2013 Applying Mel Checking to Destructive Testing and Analysis of Software System Hiroki Kumamoto, Takahisa Mizuno, Kensuke Narita, Shin-ya Nishizaki Department

More information

Certification Authorities Software Team (CAST) Position Paper CAST-13

Certification Authorities Software Team (CAST) Position Paper CAST-13 Certification Authorities Software Team (CAST) Position Paper CAST-13 Automatic Code Generation Tools Development Assurance Completed June 2002 NOTE: This position paper has been coordinated among the

More information

Static Program Transformations for Efficient Software Model Checking

Static Program Transformations for Efficient Software Model Checking Static Program Transformations for Efficient Software Model Checking Shobha Vasudevan Jacob Abraham The University of Texas at Austin Dependable Systems Large and complex systems Software faults are major

More information

Real-Time (Paradigms) (51)

Real-Time (Paradigms) (51) Real-Time (Paradigms) (51) 5. Real-Time Communication Data flow (communication) in embedded systems : Sensor --> Controller Controller --> Actor Controller --> Display Controller Controller Major

More information

Mixed-Criticality Systems Based on Time- Triggered Ethernet with Multiple Ring Topologies. University of Siegen Mohammed Abuteir, Roman Obermaisser

Mixed-Criticality Systems Based on Time- Triggered Ethernet with Multiple Ring Topologies. University of Siegen Mohammed Abuteir, Roman Obermaisser Mixed-Criticality s Based on Time- Triggered Ethernet with Multiple Ring Topologies University of Siegen Mohammed Abuteir, Roman Obermaisser Mixed-Criticality s Need for mixed-criticality systems due to

More information

DESIGN AND VERIFICATION OF LSR OF THE MPLS NETWORK USING VHDL

DESIGN AND VERIFICATION OF LSR OF THE MPLS NETWORK USING VHDL IJVD: 3(1), 2012, pp. 15-20 DESIGN AND VERIFICATION OF LSR OF THE MPLS NETWORK USING VHDL Suvarna A. Jadhav 1 and U.L. Bombale 2 1,2 Department of Technology Shivaji university, Kolhapur, 1 E-mail: suvarna_jadhav@rediffmail.com

More information

Concurrent Programming

Concurrent Programming Concurrent Programming Principles and Practice Gregory R. Andrews The University of Arizona Technische Hochschule Darmstadt FACHBEREICH INFCRMATIK BIBLIOTHEK Inventar-Nr.:..ZP.vAh... Sachgebiete:..?r.:..\).

More information

Wireless Home Networks based on a Hierarchical Bluetooth Scatternet Architecture

Wireless Home Networks based on a Hierarchical Bluetooth Scatternet Architecture Wireless Home Networks based on a Hierarchical Bluetooth Scatternet Architecture W. Lilakiatsakun'. 2, A. Seneviratne' I School of Electrical Engineering and Telecommunication University of New South Wales,

More information

Memory Systems. Static Random Access Memory (SRAM) Cell

Memory Systems. Static Random Access Memory (SRAM) Cell Memory Systems This chapter begins the discussion of memory systems from the implementation of a single bit. The architecture of memory chips is then constructed using arrays of bit implementations coupled

More information

Computer Science Information Sheet for entry in 2016. What is Computer Science?

Computer Science Information Sheet for entry in 2016. What is Computer Science? Computer Science Information Sheet for entry in 2016 What is Computer Science? Computer Science is about understanding computer systems and networks at a deep level. Computers and the programs they run

More information

Formal Verification Coverage: Computing the Coverage Gap between Temporal Specifications

Formal Verification Coverage: Computing the Coverage Gap between Temporal Specifications Formal Verification Coverage: Computing the Coverage Gap between Temporal Specifications Sayantan Das Prasenjit Basu Ansuman Banerjee Pallab Dasgupta P.P. Chakrabarti Department of Computer Science & Engineering

More information

Safety Verification of the Small Aircraft Transportation System Concept of Operations

Safety Verification of the Small Aircraft Transportation System Concept of Operations Safety Verification of the Small Aircraft Transportation System Concept of Operations Victor Carreño 1 NASA Langley Research Center, Hampton, Virginia, 23681 César Muñoz 2 National Institute of Aerospace,

More information

How To Develop Software

How To Develop Software Software Engineering Prof. N.L. Sarda Computer Science & Engineering Indian Institute of Technology, Bombay Lecture-4 Overview of Phases (Part - II) We studied the problem definition phase, with which

More information

Operating Systems 4 th Class

Operating Systems 4 th Class Operating Systems 4 th Class Lecture 1 Operating Systems Operating systems are essential part of any computer system. Therefore, a course in operating systems is an essential part of any computer science

More information

WBAN Beaconing for Efficient Resource Sharing. in Wireless Wearable Computer Networks

WBAN Beaconing for Efficient Resource Sharing. in Wireless Wearable Computer Networks Contemporary Engineering Sciences, Vol. 7, 2014, no. 15, 755-760 HIKARI Ltd, www.m-hikari.com http://dx.doi.org/10.12988/ces.2014.4686 WBAN Beaconing for Efficient Resource Sharing in Wireless Wearable

More information

Continued Fractions and the Euclidean Algorithm

Continued Fractions and the Euclidean Algorithm Continued Fractions and the Euclidean Algorithm Lecture notes prepared for MATH 326, Spring 997 Department of Mathematics and Statistics University at Albany William F Hammond Table of Contents Introduction

More information

Concepts of Concurrent Computation

Concepts of Concurrent Computation Chair of Software Engineering Concepts of Concurrent Computation Bertrand Meyer Sebastian Nanz Lecture 3: Synchronization Algorithms Today's lecture In this lecture you will learn about: the mutual exclusion

More information

Software Engineering

Software Engineering Software Engineering Lecture 06: Design an Overview Peter Thiemann University of Freiburg, Germany SS 2013 Peter Thiemann (Univ. Freiburg) Software Engineering SWT 1 / 35 The Design Phase Programming in

More information

From Workflow Design Patterns to Logical Specifications

From Workflow Design Patterns to Logical Specifications AUTOMATYKA/ AUTOMATICS 2013 Vol. 17 No. 1 http://dx.doi.org/10.7494/automat.2013.17.1.59 Rados³aw Klimek* From Workflow Design Patterns to Logical Specifications 1. Introduction Formal methods in software

More information

Model Checking of Software

Model Checking of Software Model Checking of Software Patrice Godefroid Bell Laboratories, Lucent Technologies SpecNCheck Page 1 August 2001 A Brief History of Model Checking Prehistory: transformational programs and theorem proving

More information

A very short history of networking

A very short history of networking A New vision for network architecture David Clark M.I.T. Laboratory for Computer Science September, 2002 V3.0 Abstract This is a proposal for a long-term program in network research, consistent with the

More information

The Model Checker SPIN

The Model Checker SPIN IEEE TRANSACTIONS ON SOFTWARE ENGINEERING, VOL. 23, NO. 5, MAY 1997 1 The Model Checker SPIN Gerard J. Holzmann Abstract SPIN is an efficient verification system for models of distributed software systems.

More information

Data Link Layer(1) Principal service: Transferring data from the network layer of the source machine to the one of the destination machine

Data Link Layer(1) Principal service: Transferring data from the network layer of the source machine to the one of the destination machine Data Link Layer(1) Principal service: Transferring data from the network layer of the source machine to the one of the destination machine Virtual communication versus actual communication: Specific functions

More information

UNIT 1 INTRODUCTION TO NC MACHINE TOOLS

UNIT 1 INTRODUCTION TO NC MACHINE TOOLS UNIT 1 INTRODUCTION TO NC MACHINE TOOLS Structure 1.1 Introduction Objectives 1.2 NC Machines 1.2.1 Types of NC Machine 1.2.2 Controlled Axes 1.2.3 Basic Components of NC Machines 1.2.4 Problems with Conventional

More information

A Logic Approach for LTL System Modification

A Logic Approach for LTL System Modification A Logic Approach for LTL System Modification Yulin Ding and Yan Zhang School of Computing & Information Technology University of Western Sydney Kingswood, N.S.W. 1797, Australia email: {yding,yan}@cit.uws.edu.au

More information

Synchronization in. Distributed Systems. Cooperation and Coordination in. Distributed Systems. Kinds of Synchronization.

Synchronization in. Distributed Systems. Cooperation and Coordination in. Distributed Systems. Kinds of Synchronization. Cooperation and Coordination in Distributed Systems Communication Mechanisms for the communication between processes Naming for searching communication partners Synchronization in Distributed Systems But...

More information

Verification of Agent Behavioral Models

Verification of Agent Behavioral Models The 2000 International Conference on Artificial Intelligence (IC-AI'2000) June 26-29, 2000 Monte Carlo Resort, Las Vegas, Nevada Verification of Agent Behavioral Models Timothy H. Lacey and Scott A. DeLoach

More information

Transport Layer Protocols

Transport Layer Protocols Transport Layer Protocols Version. Transport layer performs two main tasks for the application layer by using the network layer. It provides end to end communication between two applications, and implements

More information

Non-Data Aided Carrier Offset Compensation for SDR Implementation

Non-Data Aided Carrier Offset Compensation for SDR Implementation Non-Data Aided Carrier Offset Compensation for SDR Implementation Anders Riis Jensen 1, Niels Terp Kjeldgaard Jørgensen 1 Kim Laugesen 1, Yannick Le Moullec 1,2 1 Department of Electronic Systems, 2 Center

More information

Configuring a Load-Balancing Scheme

Configuring a Load-Balancing Scheme Configuring a Load-Balancing Scheme Finding Feature Information Configuring a Load-Balancing Scheme Last Updated: August 15, 2011 This module contains information about Cisco Express Forwarding and describes

More information

Eastern Washington University Department of Computer Science. Questionnaire for Prospective Masters in Computer Science Students

Eastern Washington University Department of Computer Science. Questionnaire for Prospective Masters in Computer Science Students Eastern Washington University Department of Computer Science Questionnaire for Prospective Masters in Computer Science Students I. Personal Information Name: Last First M.I. Mailing Address: Permanent

More information

Review Methods Configuration, Administration and Network Monitoring in High-Rate Onboard Networking Standards

Review Methods Configuration, Administration and Network Monitoring in High-Rate Onboard Networking Standards Review Methods Configuration, Administration and Network Monitoring in High-Rate Onboard Networking Standards Ksenia Khramenkova, Stanislava Oleynikova Saint-Petersburg State University of Aerospace Instrumentation

More information

Infrastructure Components: Hub & Repeater. Network Infrastructure. Switch: Realization. Infrastructure Components: Switch

Infrastructure Components: Hub & Repeater. Network Infrastructure. Switch: Realization. Infrastructure Components: Switch Network Infrastructure or building computer networks more complex than e.g. a short bus, some additional components are needed. They can be arranged hierarchically regarding their functionality: Repeater

More information

Gsm Based Controlled Switching Circuit Between Supply Mains and Captive Power Plant

Gsm Based Controlled Switching Circuit Between Supply Mains and Captive Power Plant International Journal of Computational Engineering Research Vol, 03 Issue, 4 Gsm Based Controlled Switching Circuit Between Supply Mains and Captive Power Plant 1, Mr.S.Vimalraj, 2, Gausalya.R.B, 3, Samyuktha.V,

More information

Access Control Based on Dynamic Monitoring for Detecting Software Malicious Behaviours

Access Control Based on Dynamic Monitoring for Detecting Software Malicious Behaviours Access Control Based on Dynamic Monitoring for Detecting Software Malicious Behaviours K. Adi, L. Sullivan & A. El Kabbal Computer Security Research Laboratory http://w3.uqo.ca/lrsi NCAC'05 1 Motivation

More information

VDM vs. Programming Language Extensions or their Integration

VDM vs. Programming Language Extensions or their Integration VDM vs. Programming Language Extensions or their Integration Alexander A. Koptelov and Alexander K. Petrenko Institute for System Programming of Russian Academy of Sciences (ISPRAS), B. Communisticheskaya,

More information

TSX ETY 110 Module 8

TSX ETY 110 Module 8 Module 8 Introduction Subject of this chapter What s in this Chapter? This chapter describes the implementation of a TSX ETY 110 module. This chapter contains the following sections: Section Topic Page

More information

Bounded Cost Algorithms for Multivalued Consensus Using Binary Consensus Instances

Bounded Cost Algorithms for Multivalued Consensus Using Binary Consensus Instances Bounded Cost Algorithms for Multivalued Consensus Using Binary Consensus Instances Jialin Zhang Tsinghua University zhanggl02@mails.tsinghua.edu.cn Wei Chen Microsoft Research Asia weic@microsoft.com Abstract

More information

SHARED HASH TABLES IN PARALLEL MODEL CHECKING

SHARED HASH TABLES IN PARALLEL MODEL CHECKING SHARED HASH TABLES IN PARALLEL MODEL CHECKING IPA LENTEDAGEN 2010 ALFONS LAARMAN JOINT WORK WITH MICHAEL WEBER AND JACO VAN DE POL 23/4/2010 AGENDA Introduction Goal and motivation What is model checking?

More information

GEDAE TM - A Graphical Programming and Autocode Generation Tool for Signal Processor Applications

GEDAE TM - A Graphical Programming and Autocode Generation Tool for Signal Processor Applications GEDAE TM - A Graphical Programming and Autocode Generation Tool for Signal Processor Applications Harris Z. Zebrowitz Lockheed Martin Advanced Technology Laboratories 1 Federal Street Camden, NJ 08102

More information

PART II. OPS-based metro area networks

PART II. OPS-based metro area networks PART II OPS-based metro area networks Chapter 3 Introduction to the OPS-based metro area networks Some traffic estimates for the UK network over the next few years [39] indicate that when access is primarily

More information

TEACHING MODEL CHECKING TO UNDERGRADUATES

TEACHING MODEL CHECKING TO UNDERGRADUATES STUDIA UNIV. BABEŞ BOLYAI, INFORMATICA, Volume LV, Number 3, 2010 TEACHING MODEL CHECKING TO UNDERGRADUATES A.VESCAN AND M. FRENŢIU Abstract. The way program verification is taught in our faculty is firstly

More information

ReSIST NoE Resilience for Survivability in IST

ReSIST NoE Resilience for Survivability in IST MSc Curriculum in Resilient Computing Courseware availability Luca Simoncini University of Pisa, Italy Curriculum rationale To move from the usual application-driven MSc curricola (like MSc in embedded

More information

Test Coverage Criteria for Autonomous Mobile Systems based on Coloured Petri Nets

Test Coverage Criteria for Autonomous Mobile Systems based on Coloured Petri Nets 9th Symposium on Formal Methods for Automation and Safety in Railway and Automotive Systems Institut für Verkehrssicherheit und Automatisierungstechnik, TU Braunschweig, 2012 FORMS/FORMAT 2012 (http://www.forms-format.de)

More information

Contents. Load balancing and high availability

Contents. Load balancing and high availability White Paper Load Balancing in GateDefender Performa The information contained in this document represents the current view of Panda Software International, S.L on the issues discussed herein as of the

More information

Adversary Modelling 1

Adversary Modelling 1 Adversary Modelling 1 Evaluating the Feasibility of a Symbolic Adversary Model on Smart Transport Ticketing Systems Authors Arthur Sheung Chi Chan, MSc (Royal Holloway, 2014) Keith Mayes, ISG, Royal Holloway

More information

Professional Organization Checklist for the Computer Science Curriculum Updates. Association of Computing Machinery Computing Curricula 2008

Professional Organization Checklist for the Computer Science Curriculum Updates. Association of Computing Machinery Computing Curricula 2008 Professional Organization Checklist for the Computer Science Curriculum Updates Association of Computing Machinery Computing Curricula 2008 The curriculum guidelines can be found in Appendix C of the report

More information

The Graphical Method: An Example

The Graphical Method: An Example The Graphical Method: An Example Consider the following linear program: Maximize 4x 1 +3x 2 Subject to: 2x 1 +3x 2 6 (1) 3x 1 +2x 2 3 (2) 2x 2 5 (3) 2x 1 +x 2 4 (4) x 1, x 2 0, where, for ease of reference,

More information

Master s Program in Information Systems

Master s Program in Information Systems The University of Jordan King Abdullah II School for Information Technology Department of Information Systems Master s Program in Information Systems 2006/2007 Study Plan Master Degree in Information Systems

More information