SCAMPI Programmable hardware for network monitoring. Masaryk University
|
|
|
- Nickolas Hensley
- 10 years ago
- Views:
Transcription
1 SCAMPI Programmable hardware for network monitoring Jiří Novotný Masaryk University Arne Øslebø Uninett Jun 8, 2004 Rhodos
2 SCAMPI overview 2.5 year 5 th Framework project Started April partners: CESNET FORTH FORTHNET IMEC Leiden University Masaryk University NETIKOS TERENA UNINETT Main goals: Development of a high-performance intelligent monitoring adapter for 10 Gbps Development of an open and extensible architecture for network monitoring Development of monitoring and measurement tools Investigate strategies and methodologies for monitoring systems operating at 100 Gbps and beyond
3 Applications Intrusion detection uses Snort signatures DOS attack detection based on anomaly detection QoS application packet loss jitter One way delay Flowrep generic report generator with a web frontend for Netflow/IPFIX records
4 MAPI Monitoring Application Programming Interface Design goals: Make it quick and easy to implement new monitoring applications Low overhead Support for multiple concurrent users and applications Global optimization Optimize processing of packets based on all applications from all users Transparent support for different hardware adapters Easy to extend New drivers function libraries Support for: SCAMPI adapter, DAG cards, NIC
5 MAPI (2) Network flow mapi_create_flow Initially all packets seen on the network Apply functions to a flow mapi_apply_functions BPF filter, string search, packet counter, byte counter, Netflow, jitter etc. Read results mapi_read_result mapi_get_next_pkt MAPId Daemon that communicates with hardware devices and processes packets in software
6 Why Programmable Hardware Today s computers are not able to process traffic monitoring at wire speeds PCI bus throughput interrupt latency slow disk access... hardware acceleration ASICs are not flexible enough do not follow changing conditions of the Internet... programmable hardware acceleration SCAMPI adapters are based on COMBO family developed by CESNET and Masaryk University
7 COMBO6
8 COMBO6 Combination of programmable hardware and standard integrated circuits XILINX FPGA (VIRTEX II ) CAM, 3xSRAM, DDRAM, EEPROM PLX, power supply Exchangeable interface cards Test/extension connector Status fully operational
9 COMBO6X New design of COMBO6 2xXILINX II PRO, 3xPower PC processors inside FPGA can bring new ideas in network monitoring Using of FPGA and PCI core instead of PLX chip speed of PCI bus goes up at least to 4Gb/s. With PCI-X core could go up 8Gb/s 3xSRAM, 1xCAM,1xDRAM The COMBO6X with FPGA and PCI core will be ready for redesign to Express PCI in end of 2004 Status in design phase
10 COMBO-4MTX
11 COMBO-4MTX Interface card with 4x1Gb/s copper ports 2xXILINX FPGA (VIRTEX II ) 2xSRAM, EEPROM 4x1Gb ports Status fully operational
12 COMBO-4SFP
13 COMBO-4SFP Interface card with 4x1Gb/s optical ports 2xXILINX FPGA (VIRTEX II ) 2xSRAM, 3xEEPROM 4x1Gb ports in SFP cages (hot swap) hw supports four speeds 1GbE, Infiniband, Fiber channel, OC48 Status fully operational
14 COMBO-2XFP
15 COMBO-2XFP Interface card with 2x10Gb/s optical ports 1xXILINX FPGA (VIRTEX II PRO XC2VP20), Power PC inside 1xSRAM, 1xCAM, 3xEEPROM 2x10Gb ports in XFP cages (hot swap) Status in activation phase
16 COMBO-PTM
17 COMBO-PTM Precise Time Module XILINX FPGA (Spartan 3) 90nm technology MCU Texas Instruments MSP430FI49IPM Precise crystal Connector for GPS (PPM, data) Connector to COMBO6 Status in activation phase
18 SCAMPI Adapters SCAMPI-4MTX COMBO6, COMBO-4MTX, COMBO-PTM SCAMPI-4SFP COMBO6, COMBO-4SFP, COMBO-PTM, 4xSFP transceiver SCAMPI-2XFP COMBO6X, COMBO-2XFP, COMBO-PTM, 2xXFP transceiver Any combination of COMBO6, COMBO6X with, COMBO-4MTX, COMBO-4SFP, COMBO-2XFP is available
19 SCAMPI FIRMWARE Modular design VHDL-standard development approach with simulation Nanoprocessors instead of FSMs Prototyping firmware blocks in SW Hardware/software co-design
20
21
22 SCAMPI SOFTWARE Linux driver Mapi for COMBO6 Software simulator of COMBO6 on top of commodity card Comfort development environment for nanoprograms (nsim) Comboctl loader and comfort debugging
23 More information
Design of an Application Programming Interface for IP Network Monitoring
Design of an Application Programming Interface for IP Network Monitoring Evangelos P. Markatos Kostas G. Anagnostakis Arne Øslebø Michalis Polychronakis Institute of Computer Science (ICS), Foundation
How To Monitor Network Traffic On A Network With A Network Monitor
Network Monitoring for Performance and Security The SCAMPI and LOBSTER projects Kostas Anagnostakis Institute of Computer Science (ICS) Foundation for Research and Technology Hellas (FORTH) Crete, Greece
Autonomous NetFlow Probe
Autonomous Ladislav Lhotka [email protected] Martin Žádník [email protected] TF-CSIRT meeting, September 15, 2005 Outline 1 2 Specification Hardware Firmware Software 3 4 Short-term fixes Test
Hardware Acceleration for High-density Datacenter Monitoring
Hardware Acceleration for High-density Datacenter Monitoring Datacenter IaaS Workshop 2014 Denis Matoušek [email protected] Company Introduction Czech university spin-off company Tight cooperation with
The new frontier of the DATA acquisition using 1 and 10 Gb/s Ethernet links. Filippo Costa on behalf of the ALICE DAQ group
The new frontier of the DATA acquisition using 1 and 10 Gb/s Ethernet links Filippo Costa on behalf of the ALICE DAQ group DATE software 2 DATE (ALICE Data Acquisition and Test Environment) ALICE is a
HANIC 100G: Hardware accelerator for 100 Gbps network traffic monitoring
CESNET Technical Report 2/2014 HANIC 100G: Hardware accelerator for 100 Gbps network traffic monitoring VIKTOR PUš, LUKÁš KEKELY, MARTIN ŠPINLER, VÁCLAV HUMMEL, JAN PALIČKA Received 3. 10. 2014 Abstract
Open Flow Controller and Switch Datasheet
Open Flow Controller and Switch Datasheet California State University Chico Alan Braithwaite Spring 2013 Block Diagram Figure 1. High Level Block Diagram The project will consist of a network development
Wire-speed Packet Capture and Transmission
Wire-speed Packet Capture and Transmission Luca Deri Packet Capture: Open Issues Monitoring low speed (100 Mbit) networks is already possible using commodity hardware and tools based on libpcap.
Infrastructure for active and passive measurements at 10Gbps and beyond
Infrastructure for active and passive measurements at 10Gbps and beyond Best Practice Document Produced by UNINETT led working group on network monitoring (UFS 142) Author: Arne Øslebø August 2014 1 TERENA
Why 25GE is the Best Choice for Data Centers
Why 25GE is the Best Choice for Data Centers Gilles Garcia Xilinx Director Wired Communication Business Santa Clara, CA USA April 2015 1 Outline - update Data center drivers Why 25GE The need for 25GE
Networking Virtualization Using FPGAs
Networking Virtualization Using FPGAs Russell Tessier, Deepak Unnikrishnan, Dong Yin, and Lixin Gao Reconfigurable Computing Group Department of Electrical and Computer Engineering University of Massachusetts,
ABW - Short-timescale passive bandwidth monitoring
ABW - Short-timescale passive bandwidth monitoring Sven Ubik (CESNET, Czech Republic), Demetres Antoniades (ICS-FORTH, Greece), Arne Oslebo (UNINETT, Norway) Abstract Bandwidth usage monitoring is important
ABW Short-timescale passive bandwidth monitoring
CESNET technical report number 3/2007 ABW Short-timescale passive bandwidth monitoring Sven Ubik (CESNET), Demetres Antoniades (ICS-FORTH), Arne Oslebo (UNINETT) 7.12.2006 1 Abstract Bandwidth usage monitoring
Introduction to Network Traffic Monitoring. Evangelos Markatos. FORTH-ICS [email protected]
Introduction to Network Traffic Monitoring -ICS [email protected] http://www.ics.forth.gr/~markatos Institute of Computer Science (ICS) Foundation for Research and Technology Hellas () Roadmap Motivation
C-GEP 100 Monitoring application user manual
C-GEP 100 Monitoring application user manual 1 Introduction: C-GEP is a very versatile platform for network monitoring applications. The ever growing need for network bandwith like HD video streaming and
Ixia Director TM. Powerful, All-in-One Smart Filtering with Ultra-High Port Density. Efficient Monitoring Access DATA SHEET
Ixia Director TM Powerful, All-in-One Smart Filtering with Ultra-High Port Density The Ixia Director TM is a smart filtering appliance that directs traffic of interest to your monitoring tools. Now you
Wireshark in a Multi-Core Environment Using Hardware Acceleration Presenter: Pete Sanders, Napatech Inc. Sharkfest 2009 Stanford University
Wireshark in a Multi-Core Environment Using Hardware Acceleration Presenter: Pete Sanders, Napatech Inc. Sharkfest 2009 Stanford University Napatech - Sharkfest 2009 1 Presentation Overview About Napatech
PCIe Over Cable Provides Greater Performance for Less Cost for High Performance Computing (HPC) Clusters. from One Stop Systems (OSS)
PCIe Over Cable Provides Greater Performance for Less Cost for High Performance Computing (HPC) Clusters from One Stop Systems (OSS) PCIe Over Cable PCIe provides greater performance 8 7 6 5 GBytes/s 4
Enabling Open-Source High Speed Network Monitoring on NetFPGA
Network Operations and Management Symposium (NOMS) 2012 Enabling Open-Source High Speed Network Monitoring on NetFPGA Gianni Antichi, Stefano Giordano Email: @iet.unipi.it Department of Information
Extreme Load Test of Hardware-accelerated Adapter against DDoS Attacks
Technická 12, 616 00 Brno SIX research centre is organisation unit of Brno University of Technology, based in the Czech Republic, Brno 601 90, Antoninska 548/1, VAT:CZ00216305. Extreme Load Test of Hardware-accelerated
PCI Express Impact on Storage Architectures and Future Data Centers. Ron Emerick, Oracle Corporation
PCI Express Impact on Storage Architectures and Future Data Centers Ron Emerick, Oracle Corporation SNIA Legal Notice The material contained in this tutorial is copyrighted by the SNIA. Member companies
Potential Thesis Topics in Networking
Geoff Xie 1 Potential Thesis Topics in Networking Prof. Geoffrey Xie [email protected], SP 544C April 2002 http://www.saamnet.org 1 What my Research Projects Offer Total learning experience for you You
How To Design An Image Processing System On A Chip
RAPID PROTOTYPING PLATFORM FOR RECONFIGURABLE IMAGE PROCESSING B.Kovář 1, J. Kloub 1, J. Schier 1, A. Heřmánek 1, P. Zemčík 2, A. Herout 2 (1) Institute of Information Theory and Automation Academy of
Open Source VoIP Traffic Monitoring
Open Source VoIP Traffic Monitoring Luca Deri Why VoIP is a Hot Topic? Thanks to open source projects (e.g. Asterisk, Gizmo), and custom Linux distributions (e.g. Asterisk@Home) setting up a VoIP
UNITE: Uniform hardware-based Network Intrusion detection Engine
UNITE: Uniform hardware-based Network Intrusion detection Engine S. Yusuf and W. Luk and M. K. N. Szeto and W. Osborne Department of Computing, Imperial College London, 180 Queen s Gate, London SW7 2BZ
XMC Modules. XMC-6260-CC 10-Gigabit Ethernet Interface Module with Dual XAUI Ports. Description. Key Features & Benefits
XMC-6260-CC 10-Gigabit Interface Module with Dual XAUI Ports XMC module with TCP/IP offload engine ASIC Dual XAUI 10GBASE-KX4 ports PCIe x8 Gen2 Description Acromag s XMC-6260-CC provides a 10-gigabit
Adding a PIB to the MIB Configuration and integration of advanced monitoring
Adding a PIB to the MIB Configuration and integration of advanced monitoring Steven Van den Berghe 1 st Scampi Workshop Amsterdam - 27 January 03 What I think I ll be talking about Demand for measurements
Mellanox Academy Online Training (E-learning)
Mellanox Academy Online Training (E-learning) 2013-2014 30 P age Mellanox offers a variety of training methods and learning solutions for instructor-led training classes and remote online learning (e-learning),
ATC808. Low Cost 26 Port ATCA Switch KEY FEATURES THE POWER OF VISION
ATC808 TM THE POWER OF VISION KEY FEATURES AdvancedTCA open standard form factor PICMG 3.1 compliant Managed Layer two switch GbE to Base Interface for 15 Node slots plus two Shelf One port to the update
Bivio 7000 Series Network Appliance Platforms
W H I T E P A P E R Bivio 7000 Series Network Appliance Platforms Uncompromising performance. Unmatched flexibility. Uncompromising performance. Unmatched flexibility. The Bivio 7000 Series Programmable
AMC13 T1 Rev 2 Preliminary Design Review. E. Hazen Boston University. 2012-10-30 E. Hazen - AMC13 T1 V2 1
13 T1 Rev 2 Preliminary Design Review E. Hazen Boston University 2012-10-30 E. Hazen - 13 T1 V2 1 Scope of this Review Background: 13 T1 board is being revised to support 10 GbE per request from CDAQ group
A Low Latency Library in FPGA Hardware for High Frequency Trading (HFT)
A Low Latency Library in FPGA Hardware for High Frequency Trading (HFT) John W. Lockwood, Adwait Gupte, Nishit Mehta (Algo-Logic Systems) Michaela Blott, Tom English, Kees Vissers (Xilinx) August 22, 2012,
ncap: Wire-speed Packet Capture and Transmission
ncap: Wire-speed Packet Capture and Transmission L. Deri ntop.org Pisa Italy [email protected] Abstract With the increasing network speed, it is no longer possible to capture and transmit network packets at
Computer Organization & Architecture Lecture #19
Computer Organization & Architecture Lecture #19 Input/Output The computer system s I/O architecture is its interface to the outside world. This architecture is designed to provide a systematic means of
PCI Express* Ethernet Networking
White Paper Intel PRO Network Adapters Network Performance Network Connectivity Express* Ethernet Networking Express*, a new third-generation input/output (I/O) standard, allows enhanced Ethernet network
Campus Network Design Science DMZ
Campus Network Design Science DMZ Dale Smith Network Startup Resource Center [email protected] The information in this document comes largely from work done by ESnet, the USA Energy Sciences Network see
Embedded Development Tools
Embedded Development Tools Software Development Tools by ARM ARM tools enable developers to get the best from their ARM technology-based systems. Whether implementing an ARM processor-based SoC, writing
基 於 SDN 與 可 程 式 化 硬 體 架 構 之 雲 端 網 路 系 統 交 換 器
基 於 SDN 與 可 程 式 化 硬 體 架 構 之 雲 端 網 路 系 統 交 換 器 楊 竹 星 教 授 國 立 成 功 大 學 電 機 工 程 學 系 Outline Introduction OpenFlow NetFPGA OpenFlow Switch on NetFPGA Development Cases Conclusion 2 Introduction With the proposal
PCI Express and Storage. Ron Emerick, Sun Microsystems
Ron Emerick, Sun Microsystems SNIA Legal Notice The material contained in this tutorial is copyrighted by the SNIA. Member companies and individuals may use this material in presentations and literature
Network Master Gigabit Ethernet Tester. Network Master Gigabit Ethernet Tester. Introduction. By Ole Sørensen Product manager.
Network Master Gigabit Ethernet Tester Introduction By Ole Sørensen Product manager Slide 1 Important Technology Background The market for GigE Installation and Maintenance testers is growing 20% annually.
PCI Express Impact on Storage Architectures. Ron Emerick, Sun Microsystems
PCI Express Impact on Storage Architectures Ron Emerick, Sun Microsystems SNIA Legal Notice The material contained in this tutorial is copyrighted by the SNIA. Member companies and individual members may
OpenFlow with Intel 82599. Voravit Tanyingyong, Markus Hidell, Peter Sjödin
OpenFlow with Intel 82599 Voravit Tanyingyong, Markus Hidell, Peter Sjödin Outline Background Goal Design Experiment and Evaluation Conclusion OpenFlow SW HW Open up commercial network hardware for experiment
NetFlow probe on NetFPGA
Verze #1.00, 2008-12-12 NetFlow probe on NetFPGA Introduction With ever-growing volume of data being transferred over the Internet, the need for reliable monitoring becomes more urgent. Monitoring devices
Sockets vs. RDMA Interface over 10-Gigabit Networks: An In-depth Analysis of the Memory Traffic Bottleneck
Sockets vs. RDMA Interface over 1-Gigabit Networks: An In-depth Analysis of the Memory Traffic Bottleneck Pavan Balaji Hemal V. Shah D. K. Panda Network Based Computing Lab Computer Science and Engineering
Exploiting Stateful Inspection of Network Security in Reconfigurable Hardware
Exploiting Stateful Inspection of Network Security in Reconfigurable Hardware Shaomeng Li, Jim Tørresen, Oddvar Søråsen Department of Informatics University of Oslo N-0316 Oslo, Norway {shaomenl, jimtoer,
High Speed I/O Server Computing with InfiniBand
High Speed I/O Server Computing with InfiniBand José Luís Gonçalves Dep. Informática, Universidade do Minho 4710-057 Braga, Portugal [email protected] Abstract: High-speed server computing heavily relies on
Designing a Card for 100 Gb/s Network Monitoring
CESNET Technical Report 7/2013 Designing a Card for 100 Gb/s Network Monitoring ŠTĚPÁN FRIEDL, VIKTOR PUš, JIŘÍ MATOUšEK, MARTIN ŠPINLER Received 18. 12. 2013 Abstract This technical report describes the
White Paper Solarflare High-Performance Computing (HPC) Applications
Solarflare High-Performance Computing (HPC) Applications 10G Ethernet: Now Ready for Low-Latency HPC Applications Solarflare extends the benefits of its low-latency, high-bandwidth 10GbE server adapters
Custom design services
Custom design services Your partner for electronic design services and solutions Barco Silex, Barco s center of competence for micro-electronic design, has established a solid reputation in the development
Bro at 10 Gps: Current Testing and Plans
U.S. Department of Energy Bro at 10 Gps: Current Testing and Plans Office of Science Brian L. Tierney Lawrence Berkeley National Laboratory Bro s Use at LBL Operational 24 7 since 1996 Monitors traffic
MOST PCI Tool Kit. Overview. Ordering Information. Experience the Versatile MOST PC Interfaces. www.smsc-ais.com
Experience the Versatile MOST PC Interfaces Overview The MOST PCI Tool Kit (TK) is a combination of new MOST PC Interfaces accompanied by a software bundle offering a variety of multimedia applications
PCI Express Impact on Storage Architectures and Future Data Centers. Ron Emerick, Oracle Corporation
PCI Express Impact on Storage Architectures and Future Data Centers Ron Emerick, Oracle Corporation SNIA Legal Notice The material contained in this tutorial is copyrighted by the SNIA. Member companies
Compiling PCRE to FPGA for Accelerating SNORT IDS
Compiling PCRE to FPGA for Accelerating SNORT IDS Abhishek Mitra Walid Najjar Laxmi N Bhuyan QuickTime and a QuickTime and a decompressor decompressor are needed to see this picture. are needed to see
The On-Demand Application Delivery Controller
What s Inside: 2 Increase Intelligence, Not Operating Costs 2 Simplify Your Network 2 Maximize Large-Scale Application Performance 2 Achieve Ultimate Reliability 2 The Advantages of Technology 6 Platforms
Cisco Integrated Services Routers Performance Overview
Integrated Services Routers Performance Overview What You Will Learn The Integrated Services Routers Generation 2 (ISR G2) provide a robust platform for delivering WAN services, unified communications,
Chapter 02: Computer Organization. Lesson 04: Functional units and components in a computer organization Part 3 Bus Structures
Chapter 02: Computer Organization Lesson 04: Functional units and components in a computer organization Part 3 Bus Structures Objective: Understand the IO Subsystem and Understand Bus Structures Understand
PE10G2T Dual Port Fiber 10 Gigabit Ethernet TOE PCI Express Server Adapter Broadcom based
PE10G2T Dual Port Fiber 10 Gigabit Ethernet TOE PCI Express Server Adapter Broadcom based Description Silicom 10Gigabit TOE PCI Express server adapters are network interface cards that contain multiple
FlowMon. Complete solution for network monitoring and security. INVEA-TECH [email protected]
FlowMon Complete solution for network monitoring and security INVEA-TECH [email protected] INVEA-TECH University spin-off company 10 years of development, participation in EU funded projects project
10 Gbps Line Speed Programmable Hardware for Open Source Network Applications*
10 Gbps Line Speed Programmable Hardware for Open Source Network Applications* Livio Ricciulli [email protected] (408) 399-2284 http://www.metanetworks.org *Supported by the Division of Design Manufacturing
PCI Express Overview. And, by the way, they need to do it in less time.
PCI Express Overview Introduction This paper is intended to introduce design engineers, system architects and business managers to the PCI Express protocol and how this interconnect technology fits into
Secure Cloud Storage and Computing Using Reconfigurable Hardware
Secure Cloud Storage and Computing Using Reconfigurable Hardware Victor Costan, Brandon Cho, Srini Devadas Motivation Computing is more cost-efficient in public clouds but what about security? Cloud Applications
IMPLEMENTATION OF FPGA CARD IN CONTENT FILTERING SOLUTIONS FOR SECURING COMPUTER NETWORKS. Received May 2010; accepted July 2010
ICIC Express Letters Part B: Applications ICIC International c 2010 ISSN 2185-2766 Volume 1, Number 1, September 2010 pp. 71 76 IMPLEMENTATION OF FPGA CARD IN CONTENT FILTERING SOLUTIONS FOR SECURING COMPUTER
EDUCATION. PCI Express, InfiniBand and Storage Ron Emerick, Sun Microsystems Paul Millard, Xyratex Corporation
PCI Express, InfiniBand and Storage Ron Emerick, Sun Microsystems Paul Millard, Xyratex Corporation SNIA Legal Notice The material contained in this tutorial is copyrighted by the SNIA. Member companies
DD670, DD860, and DD890 Hardware Overview
DD670, DD860, and DD890 Hardware Overview Data Domain, Inc. 2421 Mission College Boulevard, Santa Clara, CA 95054 866-WE-DDUPE; 408-980-4800 775-0186-0001 Revision A July 14, 2010 Copyright 2010 EMC Corporation.
Achieving Low-Latency Security
Achieving Low-Latency Security In Today's Competitive, Regulatory and High-Speed Transaction Environment Darren Turnbull, VP Strategic Solutions - Fortinet Agenda 1 2 3 Firewall Architecture Typical Requirements
Solid State Storage in Massive Data Environments Erik Eyberg
Solid State Storage in Massive Data Environments Erik Eyberg Senior Analyst Texas Memory Systems, Inc. Agenda Taxonomy Performance Considerations Reliability Considerations Q&A Solid State Storage Taxonomy
LogiCORE IP AXI Performance Monitor v2.00.a
LogiCORE IP AXI Performance Monitor v2.00.a Product Guide Table of Contents IP Facts Chapter 1: Overview Target Technology................................................................. 9 Applications......................................................................
Development of perfsonar-measurement Archive (MA) Capability based on PRESTA 10G
Development of perfsonar-measurement Archive (MA) Capability based on PRESTA 10G NTT Network Innovation Labs. Kenji Shimizu, Katsuhiro Sebayashi 1 1 This work was partially supported by the National Institute
Evaluation and Characterization of NFV Infrastructure Solutions on HP Server Platforms
Evaluation and Characterization of NFV Infrastructure Solutions on HP Server Platforms DPDK Summit Al Sanders August 17, 2015 Copyright 2015 Hewlett-Packard Development Company, L.P. The information contained
Codesign: The World Of Practice
Codesign: The World Of Practice D. Sreenivasa Rao Senior Manager, System Level Integration Group Analog Devices Inc. May 2007 Analog Devices Inc. ADI is focused on high-end signal processing chips and
WHITE PAPER. Extending Network Monitoring Tool Performance
WHITE PAPER Extending Network Monitoring Tool Performance www.ixiacom.com 915-6915-01 Rev. A, July 2014 2 Table of Contents Benefits... 4 Abstract... 4 Introduction... 4 Understanding Monitoring Tools...
FlexPath Network Processor
FlexPath Network Processor Rainer Ohlendorf Thomas Wild Andreas Herkersdorf Prof. Dr. Andreas Herkersdorf Arcisstraße 21 80290 München http://www.lis.ei.tum.de Agenda FlexPath Introduction Work Packages
Versalar Switch Router 15000. Market Opportunity and Product Overview
Versalar Switch Router 15000 Market Opportunity and Product Overview Services Driven Market Value-added services ($15B) e-commerce, IP Telephony, IP Fax, Security services, VPN, customer care, flexible
Modeling a GPS Receiver Using SystemC
Modeling a GPS Receiver using SystemC Modeling a GPS Receiver Using SystemC Bernhard Niemann Reiner Büttner Martin Speitel http://www.iis.fhg.de http://www.iis.fhg.de/kursbuch/kurse/systemc.html The e
How Router Technology Shapes Inter-Cloud Computing Service Architecture for The Future Internet
How Router Technology Shapes Inter-Cloud Computing Service Architecture for The Future Internet Professor Jiann-Liang Chen Friday, September 23, 2011 Wireless Networks and Evolutional Communications Laboratory
Agenda. Michele Taliercio, Il circuito Integrato, Novembre 2001
Agenda Introduzione Il mercato Dal circuito integrato al System on a Chip (SoC) La progettazione di un SoC La tecnologia Una fabbrica di circuiti integrati 28 How to handle complexity G The engineering
Optimizing Data Center Networks for Cloud Computing
PRAMAK 1 Optimizing Data Center Networks for Cloud Computing Data Center networks have evolved over time as the nature of computing changed. They evolved to handle the computing models based on main-frames,
DPtech ADX Application Delivery Platform Series
Data Sheet DPtech ADX Series DPtech ADX Application Delivery Platform Series Overview IT requirements for service capability can be summarized as "acceleration", "security" and "reliability". The contradiction
High-Density Network Flow Monitoring
High-Density Network Flow Monitoring Petr Velan CESNET, z.s.p.o. Zikova 4, 160 00 Praha 6, Czech Republic [email protected] Viktor Puš CESNET, z.s.p.o. Zikova 4, 160 00 Praha 6, Czech Republic [email protected]
Appliance Comparison Chart
202 Appliances 2200 4200 4400 4600 4800 Small-Office Enterprise Grade Production Performance (Security Benchmark) Security 4 4 223 374 623 Firewall (Gbps).4.4 2.2 3.4 5.8 Firewall and IPS (Mbps) 50 50
Security perimeter. Internet. - Access control, monitoring and management. Differentiate between insiders and outsiders - Different types of outsiders
Network Security Part 2: protocols and systems (f) s and VPNs (overview) Università degli Studi di Brescia Dipartimento di Ingegneria dell Informazione 2014/2015 Security perimeter Insider - Access control,
VME Data Acquisition System: Fundamentals and Beyond. Abhinav Kumar Bhabha Atomic Research Centre, Mumbai March 2011
VME Data Acquisition System: Fundamentals and Beyond Abhinav Kumar Bhabha Atomic Research Centre, Mumbai March 2011 Presentation Outline Chapter 1 -------------------------------- Introduction to VME Chapter
