communications brochure T/E/J SONET/SDH
|
|
|
- Shonda Bryant
- 10 years ago
- Views:
Transcription
1 communications brochure T/E/J SONET/SDH
2 Communications :: T/E/J Carrier Products Why Exar? With over 30 years of mixed-signal design expertise, world-class product reliability and fi eld support, Exar stays focused on leveraging its strengths to solve your design challenges. Innovative and leading edge design applies throughout Exar s T/E/J and SONET/SDH product families. Exar has the broadest T/E/J physical layer product portfolio: Analog Front Ends (AFEs), Line Interface Units (LIUs), framers, LIU/ framer combos, LIU/Jitter Attenuator Combos (with and without Desynchronization), optical transceivers, clock adapters, PCM line interfaces, and coming soon, Ethernet over PDH. Exar has a history of innovation with many industry fi rsts: R³ Technology (Reconfi gurable, Relayless Redundancy) An eight-channel integrated LIU and framer device, replaces several discrete components A 14-channel long/short haul LIU ideal for mux/demux applications, and many more A 12-channel LIU and Jitter Attenuator for access, digital cross connect amongst others A 28-channel T1/E1 LIU/Framer with VT/TU Mapper and MI3 Multiplexer Today s Access Control and Wide Area Network (WAN) Architecture T/E/J Solutions for Today s Market For T/E/J, Exar has built a reputation for creative, reliable products and design support including Analog Front Ends (AFEs), LIUs, Framers and LIU/Framer Combos. Applications Exar s world-class physical layer solutions are ideal for a wide variety of markets and applications: Access Concentrators ATM and Frame Relay Switches Optical Switches DSLAMs Digital Cross Connects Multi-Service Provisioning Platforms (MSPP) Routers Wireless Base Stations High-speed optical networks transport many T/E/J circuits, so multi-channel LIUs and framers are key to designing high-density, low-power and low-cost boards or line-cards. 2
3 T3/E3/ Solutions for Today s Market Exar has built a reputation for offering innovative T3/E3/STS- 1 products with many industry fi rsts, including the single-chip jitter attenuators, integrated LIU plus JA, and an integrated LIU plus SONET/SDH desynchronizer incorporating R3 (Relay-less, Reconfi gurable Redundancy) Technology(TM). In addition to innovation, Exar is well known for outstanding product reliability and design support over a wide range of devices. Used individually or in chipsets, these devices are processing data in installed systems for some of the world s leading networking equipment manufacturers. In addition, Exar has a full complement of physical-layer solutions, from T/E/J to SONET applications. Applications Exar s T3/E3/ physical layer devices are critical compnents for varied applications. Access Equipment ATM, Wan & LAN Switches Multiplexers DSLAMs Digital Cross Connects Routers Wireless Base Stations Higher performance is continually demanded by service providers from the same system, which requires proven multi-channel, highly-integrated devices. For the growing line-card/board replacement market, as well as emerging new equipment orders, you can design with confi dence using customer-validated T3/E3/ Exar solutions. Exar Technology Advantages Exar offers many advantages to system designers. Key among these are features that provide fl exibility in design, enable system reliability, reduce cost, and provide standardscompliant solutions. R³ Technology R³ Technology means Reconfi gurable, Relayless Redundancy. Designers can confi gure or reconfi gure a card (board) in software without changing any external components. Reduces time-to-market/manufacturing costs Allows single Bill-of-Material (BOM) for worldwide applications Innovative Features Redundancy Internal switches help to implement 1:1 or 1+1 redundancy without the need for any relays, which helps to reduce cost and board space while improving reliability. Hot Swapping Exar s LIUs not only support 1:1 or 1+1 redundancy, but also support hot swapping without relays. Integrated Timing Generator for T3/E3/ An on-board timing circuit generates the appropriate T3, E3 or clock from a single crystal. This again eliminates the need to change any components externally. Design Flexibility Choice of Host (software) or Hardware mode for interfacing and control provide design fl exibility. Extensive Diagnostic Capability System users can quickly isolate a fault location, use alarms, and determine the nature of the fault. Seamless Connections No external glue logic is needed for interfacing with Exar s framers. Simplifi es designing and debugging using Exar products Enables shorter time-to-market Built-in Redundancy Capability found in T1/E1 LIUs and Combos 3
4 Product Overview Line Interface Units (LIUs), Analog Front Ends (AFEs) Exar s broad portfolio of LIUs is targetted at rapid design-ins for fast paced OEM product introductions.they span singlechannel to 14-channel, long-haul (6000 ft.), and short-haul (655 ft. versions), plus many industry-fi rst capabilities. For the most cost-effective solution, Exar offers the widest range of one, four, seven, and 21 channel AFEs for E1 applications. High-Performance Framers/LIU Combos Integrate Stateof the-art LIU Features with Advanced Framer Designs Exar s Framer & LIU combo devices capitalize on proven functional elements and merge them into one highly-integrated solution. Exar offers a wide choice of T1 framing structures: D4, ESF, SLC 96, T1DM and N-frame (non-framing). For E1 applications, Common-Channel and Channel-Associated Signaling are supported in CRC Multi-frame and CAS Multiframe formats. These options are software selectable. The XRT86VL38 is an eight-channel Mbit/s or Mbit/s T1/E1/J1 framer and LIU integrated solution featuring R3 technology (Relayless, Reconfi gurable, Redundancy). The physical interface is optimized with internal impedance, and with the patented pad structure, the XRT86VL38 provides protection from power failures and hot swapping. The XRT86VL38 contains an integrated T1/E1/J1 framer and LIU which provide T1/E1/J1 framing and error accumulation in accordance with ANSI/ITU_T specifi cations. Each framer has its own framing synchronizer and transmit-receive slip buffers. The slip buffers can be independently enabled or disabled as required and can be confi gured to frame to the common T1/E1/J1 signal formats. Each Framer block contains its own Transmit and Receive T1/E1/J1 Framing function. There are 3 Transmit HDLC controllers per channel which encapsulate contents of the Transmit HDLC buffers into LAPD Message frames. There are 3 Receive HDLC controllers per channel which extract the payload content of Receive LAPD Message frames from the incoming T1/E1/J1 data stream and write the contents into the Receive HDLC buffers. Each framer also contains a Transmit and Overhead Data Input port, which permits Data Link Terminal Equipment direct access to the outbound T1/ E1/J1 frames. Likewise, a Receive Overhead output data port permits Data Link Terminal Equipment direct access to the Data Link bits of the inbound T1/E1/J1 frames. Block Diagram of the XRT86VL38 8-Channel T1/E1 LUI + Framer XRT86SH328 (Voyager ) Integrated 28-Channel T1/E1 LIU/Framer with VT/TU Mapper and MI3 Multiplexer The XRT86SH328 is an integrated VT/TU Mapper with 28/21 port T1/E1 Line Interface Units. The XRT86SH328 contains integrated T1/E1/J1 framers for performance monitoring. Application example using multiple XRT86SH328 for SONET/SDH applications The XRT86SH328 processes the section, line and path overhead in the SONET/SDH data-stream. The processing of path overhead bytes within the s or TUG-3s include 64 bytes of buffer for storing the section trace and path trace messages. Path overhead bytes can be accessed either by on-chip registers or a serial output port. Each of the 28 T1 or 21 E1 channels use an internal De- Synchronizer circuit with a pointer leak algorithm. This removes the jitter due to mapping and pointer adjustments from the T1 or E1 signals that are de-mapped from the incoming SONET/ SDH data-stream. These De-Synchronizer circuits do not need any external clock references for their operation. 4
5 Communications :: T/E :: DS1/E1 LIUs Channels XRT5683A PCM Line Interface Chip 1 Data Rate(s) T1, E1, T2, E2 XRT56L85 Low Power PCM Line Interface 1 E1 Clock Recovery with Tank Ckt with Tank Ckt Short/Long Haul XRT5793 Quad E1 Line Interface Unit (LIU) 4 E1 S I XRT5794 Quad E1 LIU 4 E1 S I XRT Ch E1 LIU (3.3V or 5.0V) 4 E1 S I XRT Ch E1 LIU 7 E1 S I XRT Ch E1 LIU 7 E1 S I XRT59L91 Single Chip E1 LIU 1 E1 S I Operating Power Supply, S I 5V ±5%, 40mA S I 5V ±5%, 16mA 5V ±5%, and 5V 5%, 68mA 5V ±5%, and 5V 5%, 68mA 3.3V, 5V ±5%, 210mA 3.3V ±5%, 340mA 3.3V ±5%, 175mA 3.3V ±5%, 56mA PDIP-18, SOIP-18 SOIC-18, CDIP-18 TQFP-80, PLCC-68 TQFP-80, PLCC-68 TQFP-64 TQFP-100 TQFP-100 SOIC-16 XRT59L Ch E1 LIU Mbps S I 3.3V/300ma STBGA-316 XRT81L27 7-Ch E1 LIU with Clock Recovery 7 E1 S I XRT82D20 1-Ch E1 LIU 1 E1 S I XRT82L24A 4-Ch E1 Line Transceiver with Clock Recovery and Jitter Attenuator (JA) 4 E1 S I XRT83D10 1-Ch DS1/CEPT LIU 1 E1 n/a I XRT83L30 XRT83L314 XRT83L34 XRT83L38 1-Ch T1/E1/J1 Long Haul Short Haul LIU 14-Ch T1/E1/J1 Long Haul Short Haul LIU 4-Ch T1/E1/J1 Long Haul Short Haul LIU 8-Ch T1/E1/J1 Long Haul Short Haul LIU 3.3V ±5%, 55mA 3.3V ±5%, 58mA 3.3V, ±5%. 228mA 3V ±5%, 5V ±5% TQFP-128 SOJ-28 TQFP-100 SOJ-28 1 T1/E1/J1 S/L I 3.3V ±5%, TBD PQFP T1/E1/J1 S/L I 3.3V ±5% BGA T1/E1/J1 S/L I 3.3V ±5%, TBD TQFP T1/E1/J1 S/L I 3.3V ±5%, TBD TQFP-208 XRT83SH Ch T1/E1/J1 Short Haul LIU 14 T1/E1/J1 S I 3.3V ±5%, TBD TBGA-304 XRT83SH38 8-Ch T1/E1/J1 Short Haul LIU 8 T1/E1/J1 S I 3.3V ±5%, TBD BGA-225 XRT83SL Ch E1 Short Haul LIU 16 E1 S I 3.3V ±5% BGA-289 XRT83SL28 8-Ch E1 Short Haul LIU 8 E1 S I 3.3V ±5%, TBD TQFP-144 XRT83SL30 1-Ch T1/E1/J1 Short Haul Transceiver with Clock Recovery and JA 1 T1/E1/J1 S I 3.3V ±5%, TBD TQFP-64 XRT83SL Ch T1/E1/J1 LIU 14 T1/E1/J1 S I 3.3V ±5% BGA-304 XRT83SL34 Multi-Channel T1/E1/J1 LIU 4 T1/E1/J1 S I 3.3V ±5%, TBD TQFP-128 XRT83SL38 Multi-Channel T1/E1/J1 LIU 8 T1/E1/J1 S I 3.3V ±5%, TBD TQFP-208 XRT83VSH28 8-Ch E1 Short Haul LIU 8 E1 S I 3.3V ±5%, TBD BGA-225 XRT83VSH Ch T1/E1/J1 Short Haul LIU 14 XRT83VSH Ch T1/E1/J1 Short Haul LIU Mbps, 2 Mbps T MHz, E MHz S I 3.3V/1.8V,1 A PBGA-304 S I 3.3V/1.8V with 5v tolerant STBGA-316 XRT83VSH38 8-Ch T1/E1/J1 Short Haul LIU 8 T1/E1/J1 S I 3.3V, ±5%.TBD BGA-225 5
6 Communications :: T/E :: DS1/E1 Framer Combos Channels Data Rate(s) Clock Recovery Short/Long Haul Operating Power Supply, XRT84L38 Octal T1/E1/J1 Framer 8 T1/E1 no n/a I 3.3V, ±5%, 450 ma BGA-388 XRT86L30 Single T1/E1/J1 Framer/LIU Combo 8 T1/E1/J1 S/L I 3.3V +/-5% TQFP-128 XRT86VL32 Dual T1/E1/J1 Framer/LIU Combo 2 T1/E1/J1 S/L I 3.3V +/-5% BGA-225 XRT86VL34 Quad T1/E1/J1 Framer/LIU Combo 4 T1/E1/J1 S/L I 3.3V +/-5% BGA-225 XRT86VL38 Octal T1/E1/J1 Framer/LIU Combo 8 T1/E1/J1 S/L I 3.3V +/-5% BGA-484 Communications :: T/E :: DS3/E3 LIUs Channels Data Rate(s) Clock Recovery Short/Long Haul Operating Power Supply, XRT71D00 Single-Chip Jitter Attenuator for High-Speed DS3/E3 WANs 1 DS3, E3 n/a I 3V, 5V, ±5% TQFP-32 XRT71D03 DS3/E3 Jitter Attenuator 3 DS3, E3, n/a I 3V, 5V, ±5% TQFP-64 XRT71D04 DS3/E3 Jitter Attenuator 4 DS3, E3, n/a I 3V, 5V, ±5% TQFP-80 XRT7295AE DS3/ Integrated Line Receiver 1 E3 n/a I 5V ±5%, 106mA XRT7295AT DS3/ Integrated Line Receiver 1 DS3/ n/a I 5V ±5%, 106mA SOJ-20, PDIP- 20 SOJ-20, PDIP- 20 XRT7296 DS3//E3 Integrated Line Transmitter 1 n/a I 5V ±5%, 133mA SOJ-28, PDIP- 28 XRT7298 DS2/ E3 Integrated Line Transmitter 1 n/a I 5V ±5%, 133mA SOJ-28, PDIP- 28 XRT7300 DS3/E3/ Line Interface Unit (LIU) 1 XRT73L02M 2-Ch DS3/E3/ LIU 2 XRT73L03B 3-Ch E3/DS3/ LIU 3 XRT73L04B 4-Ch DS3/E3/ LIU 4 XRT73L06 6-Ch DS3/E3/ LIU 6 XRT73LC00A DS3/E3/ LIU 1 XRT73LC03A 3-Ch DS3/E3/ LIU 3 n/a I 5V ±5% TQFP-44 n/a I 5V ±5% TQFP-80 n/a I 3V TQFP-120 n/a I 3V TQFP-144 n/a I 3V BGA-217 n/a I 3V ±5% TQFP-44 n/a I 3V TQFP-120 6
7 Communications :: T/E :: DS3/E3 LIUs Channels Data Rate(s) Clock Recovery Short/Long Haul Operating Power Supply, XRT73LC04A 4-Ch DS3/E3/ LIU 4 XRT73R06 6-Ch DS3/E3 LIU with R³ Technology 6 XRT73R12 12-Ch LIU 12 n/a I 3V TQFP-144 n/a I 3V ±5% BGA-217 n/a I 3V ±5% TBGA-420 XRT75L00 XRT75L00D Single Chip LIU with Jitter Attenuator (JA) for DS3/E3 Environments Single Chip Desynchronizer & JA for Mapping/Demapping between SONET/ SDH & DS3/E3 Environments 1 DS3, E3, n/a I 3V ±5% TQFP-52 1 DS3, E3, n/a I 3V ±5% TQFP-52 XRT75L02 2-Ch E3/DS3/ LIU with JA 2 DS3, E3, n/a I 3V ±5% TQFP-100 XRT75L02D XRT75L03 XRT75L03D XRT75L04 XRT75L04D XRT75L06 XRT75L06D XRT75R03 XRT75R03D XRT75R06 XRT75R06D XRT75R12 XRT75R12D 2-Ch E3/DS3/ LIU with SONET Desynchronizer 3-Ch DS3/E3/ LIU with Jitter Attenuator 3-Ch E3/DS3/ LIU with SONET Desynchronizer 4-Ch E3/DS3/ LIU with Jitter Attenuator 4-Ch DS3/E3/ LIU with SONET Desynchronizer 6-Ch DS3/E3/ LIU with Jitter Attenuator 6-Ch DS3/E3/ LIU with SONET Desynchronizer Multi-Channel LIU Family Desynchronizer and JA with with R³ Technology Multi-Channel LIU Family Desynchronizer and JA with with R³ Technology 6-Ch DS3/E3 LIU with JA with with R³ Technology 6-Ch DS3/E3 LIU with JA, SONET Desynchronizer and with R³ Technology Multi-Channel LIU Family Desynchronizer and JA with with R³ Technology Multi-Channel LIU Family Desynchronizer and JA with with R³ Technology 2 DS3, E3, n/a I 3V ±5% TQFP DS3, E3, n/a I 3V ±5% TQFP DS3, E3, n/a I 3V ±5% TQFP DS3, E3, n/a I 3V ±5% TQFP DS3, E3, n/a I 3V ±5% TQFP DS3, E3, n/a I 3V ±5% BGA DS3, E3, n/a I 3V ±5% BGA DS3, E3, n/a I 3V ±5% TQFP DS3, E3, n/a I 3V ±5% TQFP DS3, E3, n/a I 3V ±5% BGA DS3, E3, n/a I 3V ±5% BGA DS3, E3, n/a I 3V ±5% TBGA DS3/E3/ n/a I 3V ±5% TBGA-420 XRT75VL00 E3/DS3/ LIU with JA 1 E3/DS3/ n/a I 3V ±5% TQFP-52 XRT75VL00D E3/DS3/ LIU with SONET Desynchronizer 1 E3/DS3/ n/a I 3V ±5% TQFP-52 7
8 Communications :: T/E :: DS3/E3 Framer Combos Channels Data Rate(s) Operating Power Supply, XRT7250 DS3/E3 Framer IC 1 DS3, E3 I 3V ±5% PQFP-100 XRT72L50 1-Ch DS3/E3 Framer IC with HDLC Controller 1 DS3, E3 I 3V ±5% PQFP-100 XRT72L52 2-Ch DS3/E3 Framer IC with HDLC Controller 2 DS3, E3 I 3V ±5% PQFP-100 XRT72L53 3-Ch DS3/E3 Framer 3 DS3, E3 I 3V ±5% PQFP-100 XRT72L54 4-Ch DS3/E3 Framer IC 4 DS3, E3 I 3V ±5% BGA-272 XRT72L56 6-Ch DS3/E3 Framer IC 6 DS3, E3 I 3V ±5% BGA-388 XRT72L58 8-Ch DS3/E3 Framer IC 8 DS3, E3 I 3V ±5% BGA-388 XRT72L71 Single Chip, 1-Ch ATM UNIs for DS3 ATM 1 DS3 I 3.3V, 5.0V ±10% PQFP-160 XRT74L73 3-Ch ATM UNI/PPP DS3/E3 Framing Controller 3 DS3/E3 UNI/PPP I 3.3V PBGA-388 XRT74L74 4-Ch ATM UNI/PPP DS3/E3 Framing Controller 4 DS3/E3 UNI/PPP I 3.3V PBGA-388 XRT79L71 1-Ch DS3/E3 ATM UNI/PPP 1 DS3/E3 UNI/PPP I 3.3V PBGA-208 XRT79L72 2-Ch DS3/E3 ATM UNI/PPP with Jitter Attenuator 2 DS3/E3 UNI/PPP I 3.3V, 5V PBGA-456 XRT79L73 3-Ch DS3/E3 ATM UNI/PPP with Jitter Attenuator 3 DS3/E3 UNI/PPP I 3.3V, 5V PBGA-456 XRT79L74 4-Ch DS3/E3 ATM UNI/PPP with Jitter Attenuator 4 DS3/E3 UNI/PPP I 3.3V, 5V PBGA-456 Communications :: T/E ::Data Transceivers :: Network Interface Products - V.35 Interfaces V.35 Rec. V.35 Trans. Loopback RCV V.11 Supplies Max Speed XMT Disable Disable Max P PCon. (mw). Max Shutdown Current XRT3588 XRT3589 V.35 Interface Receiver/ Transmitter V.35 Interface Receiver/ Transmitter n/a 3 n/a n/a +5, 5 3 n/a n/a n/a +5, 5 XRT3590 Single Chip V.35 Transceiver , 5 XRT3591B Single Chip V.35 Transceiver , 5 10 Mbps 10 Mbps 20 Mbps 20 Mbps n/a 1280mW 10.2mA C PDIP-18, CDIP-18 n/a 345mW 1mA C CDIP mW 300μA I CDIP mW 300μA I PDIP-24, SOIC-24 Communications :: T/E :: Data Transceivers :: Network Interface Products - V.35 Interfaces Channels Data Rate(s) Clock Recovery Short/ Long Haul Operating Power Supply, XRT6164 Digital Line Interface Transceiver 1 64Kbps, E1 S C 5V ±5%, 26.5mA PDIP-24, SOIC-24 XRT6164A Digital Line Interface Transceiver 1 64Kbps, E1 S C 5V ±5%, 26.5mA PDIP-16, SOIC-16 XRT6165 Codirectional Digital Data Processor 1 64Kbps, E1 n/a I 5V ±10%, 2mA PDIP-16, SOIC-16 XRT6166 Codirectional Digital Data Processor 1 64Kbps, E1 n/a I 5V ±10%, 2mA PDIP-22, SOIC-24 8
9 Communications :: T/E :: DS1/E1 & DS3/E3 Timing ICs :: General Purpose Clock Generators/Multipliers Input Frequency Range Output Frequency Range ST49C101A Preprogrammed High Speed Frequency Multiplier 12-30MHz MHz SOIC-8 Communications :: T/E :: DS1/E1 & DS3/E3 Timing ICs :: Phase Lock Loop (PLL) Frequency Supply Voltage XR215A Monolithic Phase-Locked Loop (PLL) 0.5Hz to 25MHz 5V to 26V SOIC-16, PDIP-16 XR2212 Precision Phase-Locked Loop (PLL) 0.01Hz to 300KHz 4.5V to 20V CDIP-16, PDIP-16 Communications :: T/E :: DS1/E1 & DS3/E3 Timing ICs :: SONET Clock Generators Multiplication Ratio Power Supply XRT MHz Clock & Crystal Multiplier with LVDS Outputs 8, V QFN-16 XRT MHz High-Speed Clock Synthesizer 8, 16, V QFN-16 XRT85L61 BITS (Building Integrated Timing Supply) Clock Extractor N/A 3.3V TSSOP-28 Communications :: T/E :: DS1/E1 & DS3/E3 Timing ICs :: Voltage Controled Oscilator (VCO) Frequency Supply Voltage v XR2207 Voltage Controled Oscilator (VCO) 0.01Hz to 1MHz 4V to 13V CDIP-14, PDIP-14, SOIC-16 XR2209 Voltage Controled Oscilator (VCO) 0.01Hz to 1MHz 4V to 13V CDIP-8, PDIP-8 Communications :: T/E :: DS1/E1 & DS3/E3 Timing ICs :: Voltage to Frequency Convertor Internal Power Dissipation Supply Voltage XR4151 Voltage to Frequency Convertor 500mW 8V to 22V PDIP-8, SOIC-8 Communications :: T/E :: DS1/E1 & DS3/E3 Timing ICs :: WAN Clocks Multiplication Ratio Power Supply PLLs Input Frequency Range Output Frequency Range Operating Power Supply, XRT8000 WAN Clock N/A N/A 2 8kHz to 32,768kHz 150Hz to 2,048kHz I 5.0V, 3.3V PDIP-18, SOIC-18 XRT8001 WAN Clock N/A N/A 2 8kHz to 32,768kHz 56kHz to 16,384kHz I 5.0V, 3.3V PDIP-18, SOIC-18 Communications :: T/E :: General Purpose Timing Products :: Function/Waveform Generators Sweep Range Supply Voltage XR2206 Monolithic Function Generator 2000:1 10V to 26V PDIP-16, CDIP-16, SOIC-16 9
10 Communications :: SONET/SDH :: OC-3 to OC-192 Multi-Rate Framers & Mappers Data Rate Protocols Transceiver I/F System Bus I/F PEB1756E PEB1757E XRT86SH221 XRT86SH328 Tethys STS-48/STM-16 MUX/DE- MUX Tethys 4192 QUAD 92/STM-64 MUX/DEMUX SDH-to-PDH Framer/Mapper with Integrated 21-Channel E1 SH Integrated 28-Channel T1/E1 LIU/Framer, VT/TU Mapper and M13 Multiplexer 16x OC-48, 16x OC-12, 16x OC-3 4x OC-192, 16x OC MHz-19MHz 1x N/A Serial 2.5 Gbps; Serial 622 Mbps Power Supply N/A 3.3V/1.2V CBGA-1397 N/A SFI-4.2/SFI-4.1 N/A 3.3V/1.2V CBGA-1397 SONET, SDH, E1 SONET/ SDH 19MHz Parallel 3.3V/1.8V PBGA-388 n/a n/a 3.3V/1.8V BGA-568 Communications :: T/E :: DS1/E1 & DS3/E3 SONET/SDH Mappers Protocols Data Rate(s) XRT86SH328 XRT86SH221 XRT94L31 Integrated 28-Channel T1/E1 LIU/Framer, VT/TU Mapper and M13 Multiplexer SDH-to-PDH Framer/Mapper with Integrated 21-Channel E1 SH 3-Channel DS3/E3/ to STS-3/ STM-1 Mapper SONET/ SDH SONET, SDH, E1 SONET/ SDH Transceiver Bus I/F System Bus I/F 1x n/a n/a 2.048MHz 19MHz 19MHz Parallel Power Supply 3.3V/ 1.8V 3.3V/ 1.8V Operating Power Supply, n/a n/a PBGA-388 BGA-568 1x OC-3 n/a n/a 3.3V n/a TBGA-504 XRT94L33 Multi-Channel, Multi-Function Device Aggregates 3 DS3/E3/ into OC3/STM-1 ATM, PPP 1x STS-3, 3x STM-1, 3x DS3/E3/ TBD Utopia/ POS PHY 3.3V n/a PBGA-504 XRT94L43 SONET/SDH 2/STM-4 to E3/DS3/STS- 1 Mapper/Demapper n/a 1x OC-12, 4x OC-3, 12x DS3/E3/ 8-Bit, 7.76MHz n/a 2.5V n/a PBGA-516 XRT94L33 Multi-Channel, Multi-Function Device Aggregates 3 DS3/E3/ into OC3/STM-1 n/a 1x OC-12, 4x OC-3, 12x DS3/E3/ 8-Bit, 77.76MHz n/a 2.5V n/a PBGA-516 Communications :: SONET/SDH :: OC-3 to OC-192 Multi-Rate Framers & Mappers Data Rate Protocols Transceiver I/F System Bus I/F Power Supply PEB1756E PEB1757E XRT86SH221 XRT86SH328 Tethys STS-48/STM-16 MUX/ DEMUX Tethys 4192 QUAD 92/STM-64 MUX/DEMUX SDH-to-PDH Framer/Mapper with Integrated 21-Channel E1 SH Integrated 28-Channel T1/E1 LIU/Framer, VT/TU Mapper and M13 Multiplexer 16x OC-48, 16x OC-12, 16x OC-3 4x OC-192, 16x OC MHz- 19MHz N/A Serial 2.5 Gbps; Serial 622 Mbps N/A 3.3V/1.2V CBGA-1397 N/A SFI-4.2/SFI-4.1 N/A 3.3V/1.2V CBGA-1397 SONET, SDH, E1 19MHz Parallel 3.3V/1.8V PBGA-388 1x SONET/SDH n/a n/a 3.3V/1.8V BGA-568 Communications :: SONET/SDH :: OC-48/OC-12/OC-3 Transceivers Data Rate Protocols Transceiver I/F System Bus I/F Power Supply XRT91L30 XRT91L31 XRT91L32 XRT91L34 XRT91L80 XRT91L /STM-4 OR STS-3/STM-1 SONET/ SDH Transceiver 3-Channel DS3/E3/ to STS-3/STM-1 Mapper 2/STM-4 or STS-3/STM-1 SONET/ SDH Transceiver Quad Channel Multirate 2/3/1 and STM-4/1/0 SONET/SDH CDR OC-48/STM-16 SONET/SDH Transceiver (2.488/2.666 Gbps) 2.488/2.666 GBPS STS-48/STM-16 SONET/SDH Transceiver 1xOC-12, 1xOC-3, 1xSTM-4, 1xSTM-1 ATM, POS TBD n/a 3.3V with 3.3V I/O PQFP-64 1x SONET/SDH n/a n/a 3.3V/1.8V BGA-568 1x OC-3 SONET/SDH 8-Bit TTL n/a 3.3V QFP-100 2/3/1, STM-4/1/0 1xOC-48, 1xSTM-16 1xOC-48, 1xSTM-16 SONET/SDH TBD n/a ATM, POS TBD n/a ATM, POS TBD n/a 1.8V with 3.3V I/O 1.8V with 3.3V I/O 1.8V with 3.3V I/O LQFP-128 STBGA-196 STBGA-196
11 Communications :: SONET/SDH Products Exar Advantages Why Exar? We offer countless advantages to SONET/SDH system designers through integrated and innovative products. Key among these are products that enable higher levels of integration, superior jitter performance and lowered system cost for today s, and nextgeneration SONET/SDH networks. Higher Levels of Integration and Functionality Exar s expertise combined with cost-effective CMOS processes enable higher levels of integration. In addition to multiple channels, Exar can also incorporate critical functionality. CDR (Clock Data Recovery) with SONET/SDH framing is one example where value is added through integration. Superior Jitter Performance Exar delivers market-proven solutions to one of the most complicated challenges modern network equipment designers face: jitter - the accumulation of errors and noise introduced into transmitted data when it moves from one end of a system to another. Exar utilizes functional blocks (timing control, phase lock loop, etc.) that accept recovered clock and data signals where they are applied to the jitter attenuator Phase Lock Loop (PLL). The PLL tracks and regenerates the recovered clock signal with signifi cantly less jitter, and the smoothed clock signal is routed back to the network. Exar s products exceed the strictest requirements defi ned for telecommunications (Telecordia and ITU) standards. Desynchronization Exar developed the industry s fi rst monolithic desynchronization solution, which addresses mapping/demapping data from SONET/ SDH (synchronous) to DS3/E3 (asynchronous) networking environments. This function is used for clock smoothing and removes jitter due to mapping and pointer movements. It is accomplished without the need for an external crystal oscillator. APS (Automatic Protection Switching) How can you quickly recover from a line or equipment failure condition? Easily if you leverage Exar s on-chip or line equipment APS interfaces. They can restore important services in less than 50 ms and do so with minimal, or no additional external components. Exar s mapper devices can also recover DS3 frequency in less than 3ms during an APS event. Finding Faults Employing a full suite of loop-backs, Exar devices can quickly identify a fault location, invoke a complete set of alarms, and easily determine the fault type for the network operator. This detection and diagnostic capability is critical to reliable data transmission. Exar s SONET/SDH products have the appropriate loop-backs for each function providing designers with a built-in solution for the network layer. Clock Synthesis Exar s SONET/SDH products enable an effi cient and cost effective approach to synthesizing higher-rate clocks from lower-rate clocks. Synthesizing clocks up to 10 GHz from either MHz, MHz, MHz or MHz clocks provide the system designer more fl exibility to use a common clock source and at the same time reduce overall system cost. Software Support Exar provides a full set of device driver software for all of its SONET/ SDH products. The device driver software for Exar s SONET/SDH devices consist of a concise set of API (Application Programming Interface) calls. These API function calls enable software engineers to circumvent the complex confi guration details of Exar s SONET/ SDH devices and permit them to focus on developing their network management software. These drivers substantially decrease the amount of time required for bringing up networking equipment during the development phase. They also provide an easy path for future upgrades. Exar s device driver software for SONET/SDH products is fully tested and is operating system and processor independent. These device drivers (written in ANSI C) permits the user to compile and port this code very effi ciently into their system software. Typical Silicon Functions Found in High-Speed Communications Equipment 11
12 SALES OFFICES NORTH AMERICA Exar Corporation, Fremont, CA, USA Exar Corporation, Palatine, IL, USA Exar Corporation, Billerica, MA, USA Exar Corporation, Plano, TX, USA Exar Corporation, Atlanta, GA, USA Exar Corporation, Montreal, Quebec, Canada EUROPE Exar SARL, Vallauris, France Exar Ltd, Munich, Germany Exar Ltd, London, United Kingdom JAPAN Exar Japan Corporation, Tokyo, Japan ASIA PACIFIC Exar Corporation, Beijing, China Exar Corporation Shanghai Representative Office, Shanghai, China Exar Corporation, Shenzhen, China Exar Corporation, Seoul, Korea Exar Corporation, Malaysia Exar Taiwan Corporation, Taipei, Taiwan Exar is a trademark of EXAR Corporation. All other trademarks and registered trademarks are property of their respective owners. XRCOMBRO EXAR Corporation
Communications. www.exar.com. SONET/SDH Multi-Ch/Multi-Rate Framer+Serdes Mappers + Framers Transceivers/CDR
Communications SONET/SDH Multi-Ch/Multi-Rate Framer+Serdes Mappers + Framers Transceivers/CDR PDH E1 LIUs T1/E1/J1 LIUs Framer + LIUs Combos BITS Solutions T3/E3 LIUs T3/E3 Framers T3/E3 Combos T/E Timing
Application Note. Line Card Redundancy Design With the XRT83SL38 T1/E1 SH/LH LIU ICs
Application Note Design With the XRT83SL38 T1/E1 SH/LH LIU ICs Revision 1.3 1 REDUNDANCY APPLICATIONS INTRODUCTION Telecommunication system design requires signal integrity and reliability. When a T1/E1
Any-Rate Precision Clocks
Any-Rate Precision Clocks Wireline Market Overview Analog Modems Large installed base and growth in embedded applications Voice Transition to VoIP to reduce service provider cost-of-ownership Timing Large,
SDH and WDM: a look at the physical layer
SDH and WDM: a look at the physical SDH and WDM A look at the physical Andrea Bianco Telecommunication Network Group [email protected] http://www.telematica.polito.it/ Network management and
Building Blocks for Rapid Communication System Development
White Paper Introduction The explosive growth of the Internet has placed huge demands on the communications industry to rapidly develop and deploy new products that support a wide array of protocols with
SDH and WDM A look at the physical layer
SDH and WDM A look at the physical Andrea Bianco Telecommunication Network Group [email protected] http://www.telematica.polito.it/ Network management and QoS provisioning - 1 Copyright This
It explains the differences between the Plesiochronous Digital Hierarchy and the Synchronous Digital Hierarchy.
TECHNICAL TUTORIAL Subject: SDH Date: October, 00 Prepared by: John Rumsey SDH Synchronous Digital Hierarchy. Introduction. The Plesiochronous Digital Hierarchy (PDH). The Synchronous Digital Hierarchy
10 Gigabit Ethernet WAN PHY
White PAPER 10 Gigabit Ethernet WAN PHY Introduction The introduction of 10 Gigabit Ethernet (10 GbE) WAN PHY into the IP/Ethernet networking community has led to confusion over the applicability between
Chap 4 Circuit-Switching Networks
hap 4 ircuit-switching Networks Provide dedicated circuits between users Example: 1. telephone network: provides 64Kbps circuits for voice signals 64Kbps=8 k samples/sec * 8 bits/sample 2. transport network:
Starlink 9003T1 T1/E1 Dig i tal Trans mis sion Sys tem
Starlink 9003T1 T1/E1 Dig i tal Trans mis sion Sys tem A C ombining Moseley s unparalleled reputation for high quality RF aural Studio-Transmitter Links (STLs) with the performance and speed of today s
A review of Plesiochronous Digital Hierarchy (PDH) and Synchronous Digital Hierarchy (SDH)
677 A review of Plesiochronous Digital Hierarchy (PDH) and Synchronous Digital Hierarchy (SDH) Olabenjo Babatunde 1, Salim Mbarouk 2 1 (Department of Information Systems Engineering, Cyprus International
A Brief Overview of SONET Technology
A Brief Overview of SONET Technology Document ID: 13567 Contents Introduction Prerequisites Requirements Components Used Conventions SONET Basics SONET Transport Hierarchy Configuration Example SONET Framing
DS26303 OCTAL 3.3V T1/E1/J1 SHORT HAUL LIU PRODUCT BRIEF
DS26303 OCTAL 3.3V T1/E1/J1 SHORT HAUL LIU PRODUCT BRIEF www.maxim-ic.com FEATURES Eight complete E1, T1, or J1 short haul LIUs Independent E1 or T1 or J1 selections for each of the LIU s in non-hardware
BROADBAND AND HIGH SPEED NETWORKS
BROADBAND AND HIGH SPEED NETWORKS INTRODUCTION TO MUTIPLEXING Multiplexing is the set of techniques that allows the simultaneous transmission of multiple signals across a single data link INTRODUCTION
Course 12 Synchronous transmission multiplexing systems used in digital telephone networks
Course 12 Synchronous transmission multiplexing systems used in digital telephone networks o Disadvantages of the PDH transmission multiplexing system PDH: no unitary international standardization of the
Introduction. Background
Introduction By far, the most widely used networking technology in Wide Area Networks (WANs) is SONET/SDH. With the growth of Ethernet now into Metropolitan Area Networks (MANs) there is a growing need
Chapter 2 - The TCP/IP and OSI Networking Models
Chapter 2 - The TCP/IP and OSI Networking Models TCP/IP : Transmission Control Protocol/Internet Protocol OSI : Open System Interconnection RFC Request for Comments TCP/IP Architecture Layers Application
2-port STM-1/OC-3 Channelized E1/T1 Line Card for Cisco 12000 Series Internet Routers
2-port STM-1/OC-3 Channelized E1/T1 Line Card for Cisco 12000 Series Internet Routers This feature module describes the Two-port STM-1/OC-3 Channelized E1/T1 line card and its use in the Cisco 12000 series
DigiPoints Volume 1. Student Workbook. Module 5 Growing Capacity Through Technology
Growing Capacity Through Technology Page 5. 1 DigiPoints Volume 1 Module 5 Growing Capacity Through Technology Summary This module covers the North American Digital Hierarchy (NADH), the European Digital
TAN-065 Application Note. Physical Interface
PPLICTION NOTE - 86VL3X PHYSICL INTERCE pplication Note Physical Interface XRT86VL3x DS-1/E1 ramer + LIU Combo 1 PPLICTION NOTE - 86VL3X PHYSICL INTERCE REV. 1.00 TLE O CONTENTS 1.0 GENERL DESCRIPTION
Chapter 11: WAN. Abdullah Konak School of Information Sciences and Technology Penn State Berks. Wide Area Networks (WAN)
Chapter 11: WAN Abdullah Konak School of Information Sciences and Technology Penn State Berks Wide Area Networks (WAN) The scope of a WAN covers large geographic areas including national and international
Am186ER/Am188ER AMD Continues 16-bit Innovation
Am186ER/Am188ER AMD Continues 16-bit Innovation 386-Class Performance, Enhanced System Integration, and Built-in SRAM Problem with External RAM All embedded systems require RAM Low density SRAM moving
Cloud-Based Apps Drive the Need for Frequency-Flexible Clock Generators in Converged Data Center Networks
Cloud-Based Apps Drive the Need for Frequency-Flexible Generators in Converged Data Center Networks Introduction By Phil Callahan, Senior Marketing Manager, Timing Products, Silicon Labs Skyrocketing network
Raj Jain. The Ohio State University Columbus, OH 43210 [email protected] These slides are available on-line at:
IP Over SONET The Ohio State University Columbus, OH 43210 [email protected] These slides are available on-line at: http://www.cis.ohio-state.edu/~jain/cis788-99/h_bipsn.htm 1 Overview IP over SONET:
DS2187 Receive Line Interface
Receive Line Interface www.dalsemi.com FEATURES Line interface for T1 (1.544 MHz) and CEPT (2.048 MHz) primary rate networks Extracts clock and data from twisted pair or coax Meets requirements of PUB
1+1 PROTECTION WITHOUT RELAYS USING IDT82V2044/48/48L & IDT82V2054/58/58L HITLESS PROTECTION SWITCHING
1+1 PROTECTION WITHOUT RELAYS USING IDT82V2044/48/48L & IDT82V2054/58/58L APPLICATION NOTE AN-357 1.0 INTRODUCTION In today's highly competitive market, high quality of service, QOS, and reliability is
DS2155 T1/E1/J1 Single-Chip Transceiver
www.maxim-ic.com ERRATA SHEET DS2155 T1/E1/J1 Single-Chip Transceiver REVISION A3 ERRATA The errata listed below describe situations where DS2155 revision A3 components perform differently than expected
Signal Types and Terminations
Helping Customers Innovate, Improve & Grow Application Note Signal Types and Terminations Introduction., H, LV, Sinewave, Clipped Sinewave, TTL, PECL,,, CML Oscillators and frequency control devices come
Lecture 12 Transport Networks (SONET) and circuit-switched networks
CS4/MSc Computer Networking Lecture 1 Transport Networks (SONET) and circuit-switched networks Computer Networking, Copyright University of Edinburgh 005 Transport Networks and SONET/SDH In most cases
Managing High-Speed Clocks
Managing High-Speed s & Greg Steinke Director, Component Applications Managing High-Speed s Higher System Performance Requires Innovative ing Schemes What Are The Possibilities? High-Speed ing Schemes
Computer Network. Interconnected collection of autonomous computers that are able to exchange information
Introduction Computer Network. Interconnected collection of autonomous computers that are able to exchange information No master/slave relationship between the computers in the network Data Communications.
Network Monitoring White Paper
Network ing White Paper ImageStream Internet Solutions, Inc. 7900 East 8th Road Plymouth, Indiana 46563 http://www.imagestream.com [email protected] Phone: 574.935.8484 Sales: 800.813.5123 Fax: 574.935.8488
ISSCC 2003 / SESSION 4 / CLOCK RECOVERY AND BACKPLANE TRANSCEIVERS / PAPER 4.7
ISSCC 2003 / SESSION 4 / CLOCK RECOVERY AND BACKPLANE TRANSCEIVERS / PAPER 4.7 4.7 A 2.7 Gb/s CDMA-Interconnect Transceiver Chip Set with Multi-Level Signal Data Recovery for Re-configurable VLSI Systems
FURTHER READING: As a preview for further reading, the following reference has been provided from the pages of the book below:
FURTHER READING: As a preview for further reading, the following reference has been provided from the pages of the book below: Title: Broadband Telecommunications Handbook Author: Regis J. Bud Bates Publisher:
USB Audio Simplified
USB Audio Simplified The rapid expansion of the universal serial bus (USB) standard in consumer electronics products has extended the use of USB connectivity to propagate and control digital audio. USB
Dedicated Access Solutions for Internet Service Providers
White Paper Dedicated Access Solutions for Internet Service Providers INTRODUCTION Revenue from business connections to the Internet represents, on average, almost 60 percent of the total revenue to Internet
Enhancing High-Speed Telecommunications Networks with FEC
White Paper Enhancing High-Speed Telecommunications Networks with FEC As the demand for high-bandwidth telecommunications channels increases, service providers and equipment manufacturers must deliver
Data Link Protocols. TCP/IP Suite and OSI Reference Model
Data Link Protocols Relates to Lab. This module covers data link layer issues, such as local area networks (LANs) and point-to-point links, Ethernet, and the Point-to-Point Protocol (PPP). 1 TCP/IP Suite
Cisco 2-Port and 4-Port OC-3c/STM-1c POS Shared Port Adapters
Cisco 2-Port and 4-Port OC-3c/STM-1c POS Shared Port Adapters The Cisco I-Flex approach combines shared port adapters (SPAs) and SPA interface processors (SIPs), providing an extensible design that enables
8 Gbps CMOS interface for parallel fiber-optic interconnects
8 Gbps CMOS interface for parallel fiberoptic interconnects Barton Sano, Bindu Madhavan and A. F. J. Levi Department of Electrical Engineering University of Southern California Los Angeles, California
EECC694 - Shaaban. Transmission Channel
The Physical Layer: Data Transmission Basics Encode data as energy at the data (information) source and transmit the encoded energy using transmitter hardware: Possible Energy Forms: Electrical, light,
24-Port Channelized E1/T1 Line Card Overview
CHAPTER -Port Channelized E/T Line Card Overview This chapter describes the Cisco series -port channelized E/T line card (referred to as the -port channelized E/T line card), and contains the following
best Practices for troubleshooting WDm networks with an optical spectrum analyzer by Jean-Sébastien Tassé, Product Line Manager, EXFO
best Practices for troubleshooting WDm networks with an optical spectrum analyzer by Jean-Sébastien Tassé, Product Line Manager, EXFO the challenge Most telecom operators are facing a growing demand for
White Paper. OPCOM3500 Multi-Service Access Platform INTRODUCTION CHARACTERISTICS
OPCOM3500 Multi-Service Access Platform INTRODUCTION Until recently, the service model for carriers and service providers focuses on delivering bandwidth to a stable, predictable customer base through
Ethernet Over SONET. Technology White Paper. Mimi Dannhardt Technical Advisor
Mimi Dannhardt Technical Advisor Issue 1: February, 2002 PMC-2020296 Abstract This White Paper describes the use of the new ITU G.7041 GFP and ITU G.7042 LCAS standards to provide Ethernet leased line
8-Port E3/DS3 ATM Line Card Overview
CHAPTER 8-Port E/DS ATM Line Card Overview This chapter describes the Cisco series 8-port E/DS ATM line card (referred to as the 8-port E/DS ATM line card) and contains the following sections: Line Card
VALIANT COMMUNICATIONS LIMITED
VALIANT COMMUNICATIONS LIMITED TM VCL-EC T1 Echo Canceller 1U, 19 inch Version with Telnet T1, 1U Echo Canceller Product Brochure & Data Sheet 1 Product Overview Valiant offers a compact, robust and cost
11. High-Speed Differential Interfaces in Cyclone II Devices
11. High-Speed Differential Interfaces in Cyclone II Devices CII51011-2.2 Introduction From high-speed backplane applications to high-end switch boxes, low-voltage differential signaling (LVDS) is the
Loop Telecom. Total Access Solutions for Enterprise Network, Cellular & Gateway Operator. www.looptelecom.com. www.davantel.com
Loop Telecommunication International, Inc. Desarrollos AVANzados en TELecomunicaciones, S.L. Loop Telecom Total Access Solutions for Enterprise Network, Cellular & Gateway Operator www.looptelecom.com
Cisco Channelized T1/E1 and ISDN PRI Modules
Cisco Channelized T1/E1 and ISDN PRI Modules Product Overview The Cisco Channelized T1/E1 and ISDN PRI High-Speed WAN Modules combine multiple T1/E1 WAN connectivity Channelized T1/E1 and ISDN Primary
What is the difference between an equivalent time sampling oscilloscope and a real-time oscilloscope?
What is the difference between an equivalent time sampling oscilloscope and a real-time oscilloscope? Application Note In the past, deciding between an equivalent time sampling oscilloscope and a real
How To Make Money From Your Network (Ip) And Your Network) Safely And Securely (Ipl)
Automated Network Survey and Interception of Leased Line Services ISS World Washington October 2011 Corporation Agenda Introduction The Problem The Costs The Solution The Savings Confidential and Proprietary
Loop-IP6700 TDMoEthernet
Loop- Description Loop- is designed to transport /T1/DTE/E3/DS3 signal with timing plus Ethernet traffic over IP network, electrical or optical. This is a cost effective way of migrating to IP network
Packet Synchronization in Cellular Backhaul Networks By Patrick Diamond, PhD, Semtech Corporation
Packet Synchronization in Cellular Backhaul Networks By Patrick Diamond, PhD, Semtech Corporation (Semtech White Paper October 2008) INTRODUCTION For carriers to leverage cost-effective IP networks to
Application Notes. Bridging Two Worlds IC Solutions Optimize Transportation of Data Between Network Infrastructures. SONET/SDH Clock Sync
COMMUNICATIONS Data Sheets Application Notes DESIGN GUIDE Free Samples ION T I D 7th E Bridging Two Worlds IC Solutions Optimize Transportation of Data Between Network Infrastructures TDM H R-PD E V O
Notes Odom, Chapter 4 Flashcards Set: http://www.flashcardmachine.com/1162711/b41c
EDTECH 552 (SP11) Susan Ferdon Notes Odom, Chapter 4 Flashcards Set: http://www.flashcardmachine.com/1162711/b41c telco Leased Line CSU/DSU Local Telephone Company Owns the cables and has right of way
Carrier-class Ethernet: A Services Definition
m w w w. a for Business Opening Optical Networks fo W h i t e P a p e r Carrier-class Ethernet: A Services Definition Introduction Ethernet has become central to the data service definitions now coming
GE Intelligent Platforms. PACSystems High Availability Solutions
GE Intelligent Platforms PACSystems Solutions Minimizing the high cost of downtime To keep your essential systems running, PACSystems ensures continuous, efficient operations with superior performance
Freescale Semiconductor, Inc. Product Brief Integrated Portable System Processor DragonBall ΤΜ
nc. Order this document by MC68328/D Microprocessor and Memory Technologies Group MC68328 MC68328V Product Brief Integrated Portable System Processor DragonBall ΤΜ As the portable consumer market grows
WANic 800 & 805. 1 or 2 HSSI ports Up to 52 Mbps/port. WANic 850 & 855. 1 or 2 T3 or E3 ports Full-speed CSU/DSU. WANic 880.
WANic P C I S O L U T I O N S WANic PCI cards are high-performance synchronous WAN adapters for use in standard Linux PCs and Industrial Series routers from ImageStream. WANic adapters include one, two,
An All-Digital Phase-Locked Loop with High Resolution for Local On-Chip Clock Synthesis
An All-Digital Phase-Locked Loop with High Resolution for Local On-Chip Clock Synthesis Oliver Schrape 1, Frank Winkler 2, Steffen Zeidler 1, Markus Petri 1, Eckhard Grass 1, Ulrich Jagdhold 1 International
Power network telecommunication
www.siemens.com Power network telecommunication Teleprotection Answers for infrastructure and cities. Binary I/O The best protection against high-voltage grid failures When it comes to managing power networks,
X-Series Signal Analysis. Future-ready instruments Consistent measurement framework Broadest set of applications and software
X-Series Signal Analysis Future-ready instruments Consistent measurement framework Broadest set of applications and software Arrive Ahead with X-Series We can t predict the future, but Agilent can help
Using FPGAs to Design Gigabit Serial Backplanes. April 17, 2002
Using FPGAs to Design Gigabit Serial Backplanes April 17, 2002 Outline System Design Trends Serial Backplanes Architectures Building Serial Backplanes with FPGAs A1-2 Key System Design Trends Need for.
1.264 Lecture 32. Telecom: Basic technology. Next class: Green chapter 4, 6, 7, 10. Exercise due before class
1.264 Lecture 32 Telecom: Basic technology Next class: Green chapter 4, 6, 7, 10. Exercise due before class 1 Exercise 1 Communications at warehouse A warehouse scans its inventory with RFID readers that
Packet-over-SONET/SDH
APPLICATION NOTE Packet-over-SONET/SDH Introduction Synchronous Optical Network/Synchronous Digital Hierarchy (SONET/SDH) and optical fiber have emerged as significant technologies for building large-scale,
Loop Bandwidth and Clock Data Recovery (CDR) in Oscilloscope Measurements. Application Note 1304-6
Loop Bandwidth and Clock Data Recovery (CDR) in Oscilloscope Measurements Application Note 1304-6 Abstract Time domain measurements are only as accurate as the trigger signal used to acquire them. Often
CS 5516 Computer Architecture Networks
Lecture 11: ISDN & ATM CS 5516 Computer Architecture Networks VA Tech Prof. Roy M. Wnek History of ISDN Traditionally, local loop connectivity has been with an analog signal on copper Inefficient, prone
TRIPLE PLL FIELD PROG. SPREAD SPECTRUM CLOCK SYNTHESIZER. Features
DATASHEET ICS280 Description The ICS280 field programmable spread spectrum clock synthesizer generates up to four high-quality, high-frequency clock outputs including multiple reference clocks from a low-frequency
WANs connect remote sites. Connection requirements vary depending on user requirements, cost, and availability.
WAN Review A WAN makes data connections across a broad geographic area so that information can be exchanged between distant sites. This topic defines the characteristics of a WAN. WAN Overview WANs connect
Modultech MT-XDFx-xx192-08(04)CD 80 (40) km DWDM XFP module with built-in FEC wrapper Description
Modultech MT-XDFx-xx192-08(04)CD 80 (40) km DWDM XFP module with built-in FEC wrapper Description Modultech OTN XFP DWDM transceiver combines carrier grade OTN G.709 and FEC performance into a XFP MSA
White Paper Increase Flexibility in Layer 2 Switches by Integrating Ethernet ASSP Functions Into FPGAs
White Paper Increase Flexibility in Layer 2 es by Integrating Ethernet ASSP Functions Into FPGAs Introduction A Layer 2 Ethernet switch connects multiple Ethernet LAN segments. Because each port on the
FibeAir I500R High Capacity Wireless Network Solution
FibeAir I500R High Capacity Wireless Network Solution FibeAir 1500R is a versatile point-to-point microwave radio optimized for SONET/SDH networks, with the most comprehensive combination of advanced features
Cisco Channelized T1/E1 and ISDN PRI Modules for the Integrated Services Routers
Cisco Channelized T1/E1 and ISDN PRI Modules for the Integrated Services Routers The Cisco Channelized T1/E1 and ISDN PRI High-Speed WAN Modules combine multiple T1/E1 WAN connectivity-channelized T1/E1
Business Class Services over a GPON Network
Business Class Services over a GON Network Introduction Typically, businesses are served over a protected network with tight tolerances of parameters such as jitter and wander. A GON network is an attractive
Appendix D T1 Overview
Appendix D T Overview GENERAL T refers to the primary digital telephone carrier system used in North America. T is one line type of the PCM T-carrier hierarchy listed in Table D-. T describes the cabling,
T1/E1 High-Speed WAN Interface Card for Cisco 1861 Router
T1/E1 High-Speed WAN Interface Card for Cisco 1861 Router Cisco integrated services routers offer a wide variety of WAN connectivity modules to accommodate the range of application needs in customer networks.
Performance Management for Next- Generation Networks
Performance Management for Next- Generation Networks Definition Performance management for next-generation networks consists of two components. The first is a set of functions that evaluates and reports
Digital Subscriber Line (DSL) Transmission Methods
Digital Subscriber Line (DSL) Transmission Methods 1. Overview... 1 2. SHDSL Transmission Methods... 1 SHDSL Transmission System Versions... 1 SHDSL Transmission Subsystem Structure... 1 SHDSL Modulation
10GbE Implementation Architectures
10GbE Implementation Architectures A View of Where and How 10GbE Will Be Used And the Fiber Facilities Support Needed Roy Bynum Optical and Data Network Technology Development MCI WorldCom, Richardson,
Configuring E1 and T1 Interfaces
4 Configuring E1 and T1 Interfaces Contents Overview of E1 and T1 WAN Connections.......................... 4-3 Elements of an E1- or T1-Carrier Line.......................... 4-3 Connecting Your Premises
CTS2134 Introduction to Networking. Module 07: Wide Area Networks
CTS2134 Introduction to Networking Module 07: Wide Area Networks WAN cloud Central Office (CO) Local loop WAN components Demarcation point (demarc) Consumer Premises Equipment (CPE) Channel Service Unit/Data
Computer Networks II
Computer Networks II SDH Giorgio Ventre COMICS LAB Dipartimento di Informatica e Sistemistica Università di Napoli Federico II Nota di Copyright Quest insieme di trasparenze è stato ideato e realizzato
ADSL2 AND ADSL2plus THE NEW ADSL STANDARDS
ADSL2 AND ADSL2plus THE NEW ADSL STANDARDS March 25, 2003 ADSL2 AND ADSL2plus - THE NEW ADSL STANDARDS In July 2002, the ITU completed G.992.3 and G.992.4 1, two new standards for ADSL technology collectively
Alcatel-Lucent 1665 Data Multiplexer (DMX) for Service Providers
Alcatel-Lucent 1665 Data Multiplexer (DMX) for Service Providers Bridges the bandwidth gap between LANs and core backbone networks. Offers multiservice growth from traditional voice/private line services
- T-Carrier Technologies -
1 T-Carrier Fundamentals - T-Carrier Technologies - T-Carrier systems provide digitized communication for voice or data traffic across a telephone provider s network. The T-Carrier specification defines
DEVICE DRIVER DESIGN FOR A SINGLE AND QUAD T1/E1 TRANSCEIVER
DEVICE DRIVER DESIGN FOR A SINGLE AND QUAD T1/E1 TRANSCEIVER By Randeep S. Gakhal Software Design Engineer, PMC-Sierra, Inc. A THESIS SUBMITTED IN PARTIAL FULFILLMENT OF THE REQUIREMENTS FOR THE DEGREE
Performance Management and Fault Management. 1 Dept. of ECE, SRM University
Performance Management and Fault Management 1 Dept. of ECE, SRM University Performance Management Performance management requires monitoring of the performance parameters for all the connections supported
Trinity Feature: T1/E1 Configuration
Trinity Feature: Reference Guide Appendix Sales Office: +1 (301) 975-1000 Technical Support: +1 (301) 975-1007 E-mail: [email protected] WWW: www.patton.com Part Number: 07MTRINT1E1-APD, Rev. C Revised:
OSIRIS Multi-Service Platform
OSIRIS Multi-Service Platform Overview The Positron OSIRIS TM Multi-Service Platform (MSP) is an integrated access solution for the rapidly expanding optical network (SONET/SDH) broadband markets. It delivers
INTRODUCTION TO MEDIA CONVERSION
WHITE PAPER INTRODUCTION TO MEDIA CONVERSION Table of Contents Introduction 1 What is a Media Converter? 1 Advantages of Media Conversion Technology 1 Benefits of Fiber Optic Cabling 2 Types of Media Converters
Local Area Networks transmission system private speedy and secure kilometres shared transmission medium hardware & software
Local Area What s a LAN? A transmission system, usually private owned, very speedy and secure, covering a geographical area in the range of kilometres, comprising a shared transmission medium and a set
By: Mohsen Aminifar Fall 2014
By: Mohsen Aminifar Fall 2014 Contact Information: E-Mail: [email protected] [email protected] Phone : 021-22919726 09128442885 Website : http://parsenet.ir http://aminifar.ir SMS Center : 5000262175
Cisco Channelized T1/E1 and ISDN PRI Modules for the Integrated Services Routers
Cisco Channelized T1/E1 and ISDN PRI Modules for the Integrated Services Routers The Cisco Channelized T1/E1 and ISDN PRI High-Speed WAN Modules combine multiple T1/E1 WAN connectivity-channelized T1/E1
:-------------------------------------------------------Instructor---------------------
Yarmouk University Hijjawi Faculty for Engineering Technology Computer Engineering Department CPE-462 Digital Data Communications Final Exam: A Date: 20/05/09 Student Name :-------------------------------------------------------Instructor---------------------
