Comparing Power Saving Techniques for Multi cores ARM Platforms
|
|
|
- James Thomas
- 10 years ago
- Views:
Transcription
1 Comparing Power Saving Techniques for Multi cores ARM Platforms
2 Content Why to use CPU hotplug? Tests environment CPU hotplug constraints What we have / What we want How to do? Sched_mc_power_saving Why these awaking? Gather or spread Conclusion
3 Content Why to use CPU hotplug? Tests environment CPU hotplug constraints What we have / What we want How to do? Sched_mc_power_saving Why these awaking? Gather or spread Conclusion
4 Why to use CPU hotplug? cpuidle driver managed only CPU0 CPU1 must be unplugged to reach deep C-states Now most of cpuidle driver manages SMP ARM But Both CPUs are managed Reach deep C-States in SMP mode Same power level as CPU hotplug Must synchronize the idle sequence Enter/Leave sequences are more complex
5 Why to use CPU hotplug? CPU hotplug does better Retention rate State transition Power consumption Aggressive power saving use cases Low CPU load use cases Background activity Voice call MP3 playback
6 Why to use CPU hotplug? MP3 playback on Linaro Android Not a power optimized SW Snowball Retention rate increases from 70 to 74 % ~1mW over 10mW on ARM power rail CPU1 is not power gated Panda ~5mW over 37mW on VDD core power rail Which part is for ARM? CPU1 is power gated
7 Content Why to use CPU hotplug? Tests environment CPU hotplug constraints What we have / What we want How to do? Sched_mc_power_saving Why these awaking? Gather or spread Conclusion
8 Tests environment We have used Cyclictest Simulate multi threaded use case Simulate light CPU load use case Preferred to low power MP3 Easier to tests and reproduce No dependency with optimization No dependency with external devices & firmware
9 Tests environment SW environment Linaro kernel Linaro developer rootfs Cpuidle Cluster retention HW environment Dual cortex-a9 Snowball board Modified to measure IARM
10 Tests environment Power consumption figures Comparing ARM cluster power consumption Cluster state statistics % mw Hotplug SMP 80% 60% 40% Running WFI Retention 5 20% % Hotplug SMP Thread
11 Content Why to use CPU hotplug? Tests environment CPU hotplug constraints What we have / What we want How to do? Sched_mc_power_saving Why these awaking? Gather or spread Conclusion
12 CPU hotplug constraints A power consuming sequence Not only update CPU masks Reset memory structures linked to the CPU Dozens of callbacks for CPU up/down notifications Large time scale Compensate the cost of a unplug/plug sequence
13 CPU hotplug constraints A time consuming sequence Create dedicated threads of the CPU latency increases above a load threshold low latency (~115ms) on system not loaded
14 Content Why to use CPU hotplug? Tests environment CPU hotplug constraints What we have / What we want How to do? Sched_mc_power_saving Why these awaking? Gather or spread Conclusion
15 What we have Current SMP behavior Both CPUs are used Not simultaneously most of the time
16 What we want Do not wake up CPU1 Let CPU1 in deepest power state Do not run on CPU1 Neither thread nor interrupt Targeted behavior
17 Content Why to use CPU hotplug? Tests environment CPU hotplug constraints What we have / What we want How to do? Sched_mc_power_saving Why these awaking? Gather or spread Conclusion
18 Interruption affinity Default interrupt affinity All cores can be used ARM gic set affinity cpumask_any_and(mask_val, cpu_online_mask) Take the 1st CPU of the mask Unless specific configuration Interruptions raised on CPU0
19 Scheduler & CPU topology Current ARM topology configuration Multi-core topology Easy migration on the idle CPU When task wakes up Good for responsiveness/performance Bad for keeping tasks on CPU0
20 Scheduler & CPU topology sched_mc_power_saving mode 2 Try to gather tasks in a package Only one package for Cortex-A9 MP! Load balance Default CPU capacity is 1 task
21 Single core / Multi package How to gather tasks on 1 core? Emulate multi-package topology Gather tasks in one package Increase cpu_power Keep tasks on one core Use asymmetric behavior Use CPU0 in priority
22 sched_mc_power_saving figures CPU1 stays idle Nothing is scheduled on CPU1 Quite close to CPU hotplug behavior
23 sched_mc_power_saving figures Power consumption figures Comparing ARM cluster power consumption cluster state statistics % mw Hotplug SMP MC 80% 60% 40% Running WFI Retention 5 20% % Hotplug SMP MC Thread
24 sched_mc_power_saving figures Still differences with CPU hotplug Let us look over a bigger period Traces show some awaking of CPU1 2 seconds
25 Content Why to use CPU hotplug? Tests environment CPU hotplug constraints What we have / What we want How to do? Sched_mc_power_saving Why these awaking? Gather or spread Conclusion
26 Idle Load Balance Idle load balance Run on an idle CPU More than 1 task in the run queue Wake up CPU1 Idle load balance
27 Load balance Load balance Newly idle CPU Periodic (10~256ms) Periodic load balance Newly idle load balance Nothing when only 1 CPU is online
28 Sched_RT No power saving policy Can break the effort of CFS load balance RT threads Use cpuset in low power mode Pinned tasks on CPU0?
29 Deferrable Some activities are pinned to CPU1 Created on cpu_up Deferrable Do not wake the CPU Not a problem in itself
30 Timer Timer use current CPU base Unless idle and another CPU is not idle A timer can stay on a CPU Cluster wake up Timer fire Deferrable work Force timer migration on CPU0 Unplug / plug CPU1
31 Content Why to use CPU hotplug? Tests environment CPU hotplug constraints What we have / What we want How to do? Sched_mc_power_saving Why these awaking? Gather or spread Conclusion
32 Load balance Load balance is based on CPU capacity CPU0 is out of capacity Some task migrate on CPU1 Out of capacity of CPU0 detected during periodic check CPU0 has capacity Tasks migrate on CPU0
33 Load balance Task migration possibility A newly idle CPU can pull running tasks Idle Load balance triggered by tick Task wakes up on a new CPU What about a isolated task Asynchronous to the tick Asynchronous to other tasks
34 Gather or spread? The most difficult question What we have used? P-state number of running tasks May be not enough C-state Others
35 Content Why to use CPU hotplug? Tests environment CPU hotplug constraints What we have / What we want How to do? Sched_mc_power_saving Why these awaking? Gather or spread Conclusion
36 Conclusion Close to CPU hotplug power consumption On snowball, small overhead on MP3 (<2%) Still some issues to solve isolated task New mechanisms will help
37 References
38 QUESTIONS?
39 THANK YOU
40 Backup slide MP3 sequence
Update on big.little scheduling experiments. Morten Rasmussen Technology Researcher
Update on big.little scheduling experiments Morten Rasmussen Technology Researcher 1 Agenda Why is big.little different from SMP? Summary of previous experiments on emulated big.little. New results for
EECS 750: Advanced Operating Systems. 01/28 /2015 Heechul Yun
EECS 750: Advanced Operating Systems 01/28 /2015 Heechul Yun 1 Recap: Completely Fair Scheduler(CFS) Each task maintains its virtual time V i = E i 1 w i, where E is executed time, w is a weight Pick the
Power Management in the Linux Kernel
Power Management in the Linux Kernel Tate Hornbeck, Peter Hokanson 7 April 2011 Intel Open Source Technology Center Venkatesh Pallipadi Senior Staff Software Engineer 2001 - Joined Intel Processor and
Process Scheduling in Linux
The Gate of the AOSP #4 : Gerrit, Memory & Performance Process Scheduling in Linux 2013. 3. 29 Namhyung Kim Outline 1 Process scheduling 2 SMP scheduling 3 Group scheduling - www.kandroid.org 2/ 41 Process
Linux Load Balancing
Linux Load Balancing Hyunmin Yoon 2 Load Balancing Linux scheduler attempts to evenly distribute load across CPUs Load of CPU (run queue): sum of task weights Load balancing is triggered by Timer interrupts
IO latency tracking. Daniel Lezcano (dlezcano) Linaro Power Management Team
IO latency tracking Daniel Lezcano (dlezcano) Linaro Power Management Team CPUIDLE CPUidle is a framework divided into three parts: The generic framework The back-end driver: low level calls or hidden
Multiprocessor Scheduling and Scheduling in Linux Kernel 2.6
Multiprocessor Scheduling and Scheduling in Linux Kernel 2.6 Winter Term 2008 / 2009 Jun.-Prof. Dr. André Brinkmann [email protected] Universität Paderborn PC² Agenda Multiprocessor and
White Paper. Real-time Capabilities for Linux SGI REACT Real-Time for Linux
White Paper Real-time Capabilities for Linux SGI REACT Real-Time for Linux Abstract This white paper describes the real-time capabilities provided by SGI REACT Real-Time for Linux. software. REACT enables
Multi-core and Linux* Kernel
Multi-core and Linux* Kernel Suresh Siddha Intel Open Source Technology Center Abstract Semiconductor technological advances in the recent years have led to the inclusion of multiple CPU execution cores
Chapter 5 Linux Load Balancing Mechanisms
Chapter 5 Linux Load Balancing Mechanisms Load balancing mechanisms in multiprocessor systems have two compatible objectives. One is to prevent processors from being idle while others processors still
Real-time KVM from the ground up
Real-time KVM from the ground up KVM Forum 2015 Rik van Riel Red Hat Real-time KVM What is real time? Hardware pitfalls Realtime preempt Linux kernel patch set KVM & qemu pitfalls KVM configuration Scheduling
Linux Process Scheduling. sched.c. schedule() scheduler_tick() hooks. try_to_wake_up() ... CFS CPU 0 CPU 1 CPU 2 CPU 3
Linux Process Scheduling sched.c schedule() scheduler_tick() try_to_wake_up() hooks RT CPU 0 CPU 1 CFS CPU 2 CPU 3 Linux Process Scheduling 1. Task Classification 2. Scheduler Skeleton 3. Completely Fair
Beyond the Hypervisor
Beyond the Hypervisor A Technical Roadmap for Open Virtualization, Linux, KVM Mike Day Distinguished Engineer, Chief Virtualization Architect, Open Systems Development Saturday, February 22, 2014 1 [email protected]
10.04.2008. Thomas Fahrig Senior Developer Hypervisor Team. Hypervisor Architecture Terminology Goals Basics Details
Thomas Fahrig Senior Developer Hypervisor Team Hypervisor Architecture Terminology Goals Basics Details Scheduling Interval External Interrupt Handling Reserves, Weights and Caps Context Switch Waiting
Agenda. Context. System Power Management Issues. Power Capping Overview. Power capping participants. Recommendations
Power Capping Linux Agenda Context System Power Management Issues Power Capping Overview Power capping participants Recommendations Introduction of Linux Power Capping Framework 2 Power Hungry World Worldwide,
Cortex-A9 MPCore Software Development
Cortex-A9 MPCore Software Development Course Description Cortex-A9 MPCore software development is a 4 days ARM official course. The course goes into great depth and provides all necessary know-how to develop
Know your Cluster Bottlenecks and Maximize Performance
Know your Cluster Bottlenecks and Maximize Performance Hands-on training March 2013 Agenda Overview Performance Factors General System Configuration - PCI Express (PCIe) Capabilities - Memory Configuration
big.little Technology Moves Towards Fully Heterogeneous Global Task Scheduling Improving Energy Efficiency and Performance in Mobile Devices
big.little Technology Moves Towards Fully Heterogeneous Global Task Scheduling Improving Energy Efficiency and Performance in Mobile Devices Brian Jeff November, 2013 Abstract ARM big.little processing
Scheduling. Scheduling. Scheduling levels. Decision to switch the running process can take place under the following circumstances:
Scheduling Scheduling Scheduling levels Long-term scheduling. Selects which jobs shall be allowed to enter the system. Only used in batch systems. Medium-term scheduling. Performs swapin-swapout operations
big.little Technology: The Future of Mobile Making very high performance available in a mobile envelope without sacrificing energy efficiency
big.little Technology: The Future of Mobile Making very high performance available in a mobile envelope without sacrificing energy efficiency Introduction With the evolution from the first mobile phones
Hardware accelerated Virtualization in the ARM Cortex Processors
Hardware accelerated Virtualization in the ARM Cortex Processors John Goodacre Director, Program Management ARM Processor Division ARM Ltd. Cambridge UK 2nd November 2010 Sponsored by: & & New Capabilities
The Microsoft Windows Hypervisor High Level Architecture
The Microsoft Windows Hypervisor High Level Architecture September 21, 2007 Abstract The Microsoft Windows hypervisor brings new virtualization capabilities to the Windows Server operating system. Its
Real-Time Scheduling 1 / 39
Real-Time Scheduling 1 / 39 Multiple Real-Time Processes A runs every 30 msec; each time it needs 10 msec of CPU time B runs 25 times/sec for 15 msec C runs 20 times/sec for 5 msec For our equation, A
2. is the number of processes that are completed per time unit. A) CPU utilization B) Response time C) Turnaround time D) Throughput
Import Settings: Base Settings: Brownstone Default Highest Answer Letter: D Multiple Keywords in Same Paragraph: No Chapter: Chapter 5 Multiple Choice 1. Which of the following is true of cooperative scheduling?
Visualizing gem5 via ARM DS-5 Streamline. Dam Sunwoo ([email protected]) ARM R&D December 2012
Visualizing gem5 via ARM DS-5 Streamline Dam Sunwoo ([email protected]) ARM R&D December 2012 1 The Challenge! System-level research and performance analysis becoming ever so complicated! More cores and
Long-term monitoring of apparent latency in PREEMPT RT Linux real-time systems
Long-term monitoring of apparent latency in PREEMPT RT Linux real-time systems Carsten Emde Open Source Automation Development Lab (OSADL) eg Aichhalder Str. 39, 78713 Schramberg, Germany [email protected]
Virtualization for Hard Real-Time Applications Partition where you can Virtualize where you have to
Virtualization for Hard Real-Time Applications Partition where you can Virtualize where you have to Hanspeter Vogel Triadem Solutions AG Real-Time Systems GmbH Gartenstrasse 33 D-88212 Ravensburg Germany
SYSTEM ecos Embedded Configurable Operating System
BELONGS TO THE CYGNUS SOLUTIONS founded about 1989 initiative connected with an idea of free software ( commercial support for the free software ). Recently merged with RedHat. CYGNUS was also the original
Development With ARM DS-5. Mervyn Liu FAE Aug. 2015
Development With ARM DS-5 Mervyn Liu FAE Aug. 2015 1 Support for all Stages of Product Development Single IDE, compiler, debug, trace and performance analysis for all stages in the product development
Task Scheduling for Multicore Embedded Devices
Embedded Linux Conference 2013 Task Scheduling for Multicore Embedded Devices 2013. 02. 22. Gap-Joo Na ([email protected]) Contents 2 What is multicore?? 1. Multicore trends 2. New Architectures 3. Software
Kernel Optimizations for KVM. Rik van Riel Senior Software Engineer, Red Hat June 25 2010
Kernel Optimizations for KVM Rik van Riel Senior Software Engineer, Red Hat June 25 2010 Kernel Optimizations for KVM What is virtualization performance? Benefits of developing both guest and host KVM
CPU Scheduling Outline
CPU Scheduling Outline What is scheduling in the OS? What are common scheduling criteria? How to evaluate scheduling algorithms? What are common scheduling algorithms? How is thread scheduling different
Why Computers Are Getting Slower (and what we can do about it) Rik van Riel Sr. Software Engineer, Red Hat
Why Computers Are Getting Slower (and what we can do about it) Rik van Riel Sr. Software Engineer, Red Hat Why Computers Are Getting Slower The traditional approach better performance Why computers are
CPU Scheduling. Core Definitions
CPU Scheduling General rule keep the CPU busy; an idle CPU is a wasted CPU Major source of CPU idleness: I/O (or waiting for it) Many programs have a characteristic CPU I/O burst cycle alternating phases
Real-Time KVM for the Masses Unrestricted Siemens AG 2015. All rights reserved
Siemens Corporate Technology August 2015 Real-Time KVM for the Masses Unrestricted Siemens AG 2015. All rights reserved Real-Time KVM for the Masses Agenda Motivation & requirements Reference architecture
Host Power Management in VMware vsphere 5
in VMware vsphere 5 Performance Study TECHNICAL WHITE PAPER Table of Contents Introduction.... 3 Power Management BIOS Settings.... 3 Host Power Management in ESXi 5.... 4 HPM Power Policy Options in ESXi
Linux scheduler history. We will be talking about the O(1) scheduler
CPU Scheduling Linux scheduler history We will be talking about the O(1) scheduler SMP Support in 2.4 and 2.6 versions 2.4 Kernel 2.6 Kernel CPU1 CPU2 CPU3 CPU1 CPU2 CPU3 Linux Scheduling 3 scheduling
Virtualization Technologies and Blackboard: The Future of Blackboard Software on Multi-Core Technologies
Virtualization Technologies and Blackboard: The Future of Blackboard Software on Multi-Core Technologies Kurt Klemperer, Principal System Performance Engineer [email protected] Agenda Session Length:
Multilevel Load Balancing in NUMA Computers
FACULDADE DE INFORMÁTICA PUCRS - Brazil http://www.pucrs.br/inf/pos/ Multilevel Load Balancing in NUMA Computers M. Corrêa, R. Chanin, A. Sales, R. Scheer, A. Zorzo Technical Report Series Number 049 July,
HyperThreading Support in VMware ESX Server 2.1
HyperThreading Support in VMware ESX Server 2.1 Summary VMware ESX Server 2.1 now fully supports Intel s new Hyper-Threading Technology (HT). This paper explains the changes that an administrator can expect
Improvement of Scheduling Granularity for Deadline Scheduler
Improvement of Scheduling Granularity for Deadline Scheduler Yoshitake Kobayashi Advanced Software Technology Group Corporate Software Engineering Center TOSHIBA CORPORATION Copyright 2012, Toshiba Corporation.
MODULE 3 VIRTUALIZED DATA CENTER COMPUTE
MODULE 3 VIRTUALIZED DATA CENTER COMPUTE Module 3: Virtualized Data Center Compute Upon completion of this module, you should be able to: Describe compute virtualization Discuss the compute virtualization
Sierraware Overview. Simply Secure
Sierraware Overview Simply Secure Sierraware Software Suite SierraTEE/Micro Kernel TrustZone/GlobalPlatform TEE SierraVisor: Bare Metal Hypervisor Hypervisor for ARM Para-virtualization, TrustZone Virtualization,
Administering Microsoft SQL Server 2012 Databases
Administering Microsoft SQL Server 2012 Databases Install and Configure (19%) Plan installation. May include but not limited to: evaluate installation requirements; design the installation of SQL Server
EWeb: Highly Scalable Client Transparent Fault Tolerant System for Cloud based Web Applications
ECE6102 Dependable Distribute Systems, Fall2010 EWeb: Highly Scalable Client Transparent Fault Tolerant System for Cloud based Web Applications Deepal Jayasinghe, Hyojun Kim, Mohammad M. Hossain, Ali Payani
Hybrid Platform Application in Software Debug
Hybrid Platform Application in Software Debug Jiao Feng July 15 2015.7.15 Software costs in SoC development 2 Early software adoption Previous Development Process IC Development RTL Design Physical Design
Why Relative Share Does Not Work
Why Relative Share Does Not Work Introduction Velocity Software, Inc March 2010 Rob van der Heij rvdheij @ velocitysoftware.com Installations that run their production and development Linux servers on
vsphere Resource Management
Update 1 ESXi 5.0 vcenter Server 5.0 This document supports the version of each product listed and supports all subsequent versions until the document is replaced by a new edition. To check for more recent
ARM Cortex-A9 MPCore Multicore Processor Hierarchical Implementation with IC Compiler
ARM Cortex-A9 MPCore Multicore Processor Hierarchical Implementation with IC Compiler DAC 2008 Philip Watson Philip Watson Implementation Environment Program Manager ARM Ltd Background - Who Are We? Processor
Optimizing Background Email Sync on Smartphones
Optimizing Background Email Sync on Smartphones Fengyuan Xu 1,3, Yunxin Liu 1, Thomas Moscibroda 1, Ranveer Chandra 2, Long Jin 1,4, Yongguang Zhang 1, Qun Li 3 1 Microsoft Research Asia, Beijing, China
High Performance or Cycle Accuracy?
CHIP DESIGN High Performance or Cycle Accuracy? You can have both! Bill Neifert, Carbon Design Systems Rob Kaye, ARM ATC-100 AGENDA Modelling 101 & Programmer s View (PV) Models Cycle Accurate Models Bringing
Multi-core Programming System Overview
Multi-core Programming System Overview Based on slides from Intel Software College and Multi-Core Programming increasing performance through software multi-threading by Shameem Akhter and Jason Roberts,
Performance Testing. Configuration Parameters for Performance Testing
Optimizing an ecommerce site for performance on a global scale requires additional oversight, budget, dedicated technical resources, local expertise, and specialized vendor solutions to ensure that international
Hello, and welcome to this presentation of the STM32L4 reset and clock controller.
Hello, and welcome to this presentation of the STM32L4 reset and clock controller. 1 The STM32L4 reset and clock controller manages system and peripheral clocks. STM32L4 devices embed three internal oscillators,
Multi-Threading Performance on Commodity Multi-Core Processors
Multi-Threading Performance on Commodity Multi-Core Processors Jie Chen and William Watson III Scientific Computing Group Jefferson Lab 12000 Jefferson Ave. Newport News, VA 23606 Organization Introduction
Intel Data Direct I/O Technology (Intel DDIO): A Primer >
Intel Data Direct I/O Technology (Intel DDIO): A Primer > Technical Brief February 2012 Revision 1.0 Legal Statements INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS. NO LICENSE,
How To Understand And Understand An Operating System In C Programming
ELEC 377 Operating Systems Thomas R. Dean Instructor Tom Dean Office:! WLH 421 Email:! [email protected] Hours:! Wed 14:30 16:00 (Tentative)! and by appointment! 6 years industrial experience ECE Rep
W4118 Operating Systems. Instructor: Junfeng Yang
W4118 Operating Systems Instructor: Junfeng Yang Outline Advanced scheduling issues Multilevel queue scheduling Multiprocessor scheduling issues Real-time scheduling Scheduling in Linux Scheduling algorithm
Inside the Erlang VM
Rev A Inside the Erlang VM with focus on SMP Prepared by Kenneth Lundin, Ericsson AB Presentation held at Erlang User Conference, Stockholm, November 13, 2008 1 Introduction The history of support for
Virtual machine CPU monitoring with Kernel Tracing
Virtual machine CPU monitoring with Kernel Tracing Mohamad Gebai Michel Dagenais 15 May, 2014 École Polytechnique de Montreal 1 Content General objectives Current approaches Kernel tracing Trace synchronization
Deep Dive Monitoring Servers using BI 4.1. Alan Mayer Solid Ground Technologies SESSION CODE: 0305
Deep Dive Monitoring Servers using BI 4.1 Alan Mayer Solid Ground Technologies SESSION CODE: 0305 AGENDA Introduction Definitions and Architecture Configuration Metrics Watches and Alerts Probes Reporting
UNIT 4 Software Development Flow
DESIGN OF SYSTEM ON CHIP UNIT 4 Software Development Flow Interrupts OFFICIAL MASTER IN ADVANCED ELECTRONIC SYSTEMS. INTELLIGENT SYSTEMS Outline Introduction Interrupts in Cortex-A9 Processor Interrupt
Overview of the Current Approaches to Enhance the Linux Scheduler. Preeti U. Murthy [email protected] IBM Linux Technology Center
Overview of the Current Approaches to Enhance the Linux Scheduler Preeti U. Murthy [email protected] IBM Linux Technology Center Linux Foundation Collaboration Summit San Francisco,CA 16 April,
Load-Balancing for a Real-Time System Based on Asymmetric Multi-Processing
LIFL Report # 2004-06 Load-Balancing for a Real-Time System Based on Asymmetric Multi-Processing Éric PIEL [email protected] Philippe MARQUET [email protected] Julien SOULA [email protected]
Hard Real-Time Linux
Hard Real-Time Linux (or: How to Get RT Performances Using Linux) Andrea Bastoni University of Rome Tor Vergata System Programming Research Group [email protected] Linux Kernel Hacking Free Course
In-System Programmer USER MANUAL RN-ISP-UM RN-WIFLYCR-UM-.01. www.rovingnetworks.com 1
RN-WIFLYCR-UM-.01 RN-ISP-UM In-System Programmer 2012 Roving Networks. All rights reserved. Version 1.1 1/19/2012 USER MANUAL www.rovingnetworks.com 1 OVERVIEW You use Roving Networks In-System-Programmer
vsphere Resource Management
ESXi 5.1 vcenter Server 5.1 This document supports the version of each product listed and supports all subsequent versions until the document is replaced by a new edition. To check for more recent editions
Operating Systems 4 th Class
Operating Systems 4 th Class Lecture 1 Operating Systems Operating systems are essential part of any computer system. Therefore, a course in operating systems is an essential part of any computer science
USB readout board for PEBS Performance test
June 11, 2009 Version 1.0 USB readout board for PEBS Performance test Guido Haefeli 1 Li Liang 2 Abstract In the context of the PEBS [1] experiment a readout board was developed in order to facilitate
Code:1Z0-599. Titre: Oracle WebLogic. Version: Demo. Server 12c Essentials. http://www.it-exams.fr/
Code:1Z0-599 Titre: Oracle WebLogic Server 12c Essentials Version: Demo http://www.it-exams.fr/ QUESTION NO: 1 You deploy more than one application to the same WebLogic container. The security is set on
Beyond Virtualization: A Novel Software Architecture for Multi-Core SoCs. Jim Ready September 18, 2012
Beyond Virtualization: A Novel Software Architecture for Multi-Core SoCs Jim Ready September 18, 2012 How HW guys view the world SW Software HW How SW guys view the world SW HW Reality The SoC Software
Types Of Operating Systems
Types Of Operating Systems Date 10/01/2004 1/24/2004 Operating Systems 1 Brief history of OS design In the beginning OSes were runtime libraries The OS was just code you linked with your program and loaded
Operating Systems. Lecture 03. February 11, 2013
Operating Systems Lecture 03 February 11, 2013 Goals for Today Interrupts, traps and signals Hardware Protection System Calls Interrupts, Traps, and Signals The occurrence of an event is usually signaled
KVM PERFORMANCE IMPROVEMENTS AND OPTIMIZATIONS. Mark Wagner Principal SW Engineer, Red Hat August 14, 2011
KVM PERFORMANCE IMPROVEMENTS AND OPTIMIZATIONS Mark Wagner Principal SW Engineer, Red Hat August 14, 2011 1 Overview Discuss a range of topics about KVM performance How to improve out of the box experience
Computer-System Architecture
Chapter 2: Computer-System Structures Computer System Operation I/O Structure Storage Structure Storage Hierarchy Hardware Protection General System Architecture 2.1 Computer-System Architecture 2.2 Computer-System
Running VirtualCenter in a Virtual Machine
VMWARE TECHNICAL NOTE VirtualCenter 2.x Running VirtualCenter in a Virtual Machine Running VirtualCenter in a virtual machine is fully supported by VMware to the same degree as if it were installed on
M68EVB908QL4 Development Board for Motorola MC68HC908QL4
M68EVB908QL4 Development Board for Motorola MC68HC908QL4! Axiom Manufacturing 2813 Industrial Lane Garland, TX 75041 Email: [email protected] Web: http://www.axman.com! CONTENTS CAUTIONARY NOTES...3 TERMINOLOGY...3
PikeOS: Multi-Core RTOS for IMA. Dr. Sergey Tverdyshev SYSGO AG 29.10.2012, Moscow
PikeOS: Multi-Core RTOS for IMA Dr. Sergey Tverdyshev SYSGO AG 29.10.2012, Moscow Contents Multi Core Overview Hardware Considerations Multi Core Software Design Certification Consideratins PikeOS Multi-Core
Virtualization in the ARMv7 Architecture Lecture for the Embedded Systems Course CSD, University of Crete (May 20, 2014)
Virtualization in the ARMv7 Architecture Lecture for the Embedded Systems Course CSD, University of Crete (May 20, 2014) ManolisMarazakis ([email protected]) Institute of Computer Science (ICS) Foundation
How System Settings Impact PCIe SSD Performance
How System Settings Impact PCIe SSD Performance Suzanne Ferreira R&D Engineer Micron Technology, Inc. July, 2012 As solid state drives (SSDs) continue to gain ground in the enterprise server and storage
Completely Fair Scheduler and its tuning 1
Completely Fair Scheduler and its tuning 1 Jacek Kobus and Rafał Szklarski 1 Introduction The introduction of a new, the so called completely fair scheduler (CFS) to the Linux kernel 2.6.23 (October 2007)
vsphere Resource Management Guide
ESX 4.0 ESXi 4.0 vcenter Server 4.0 This document supports the version of each product listed and supports all subsequent versions until the document is replaced by a new edition. To check for more recent
How to Perform Real-Time Processing on the Raspberry Pi. Steven Doran SCALE 13X
How to Perform Real-Time Processing on the Raspberry Pi Steven Doran SCALE 13X Outline What is Real-Time? What is the Raspberry Pi? Can the Raspberry Pi handle Real-Time (And why would you want to? Why
Load-Balancing for Improving User Responsiveness on Multicore Embedded Systems
Load-Balancing for Improving User Responsiveness on Multicore Embedded Systems 2012 Linux Symposium Geunsik Lim Sungkyungkwan University Samsung Electronics [email protected] [email protected]
Building Blocks for PRU Development
Building Blocks for PRU Development Module 1 PRU Hardware Overview This session covers a hardware overview of the PRU-ICSS Subsystem. Author: Texas Instruments, Sitara ARM Processors Oct 2014 2 ARM SoC
Distribution One Server Requirements
Distribution One Server Requirements Introduction Welcome to the Hardware Configuration Guide. The goal of this guide is to provide a practical approach to sizing your Distribution One application and
x86 ISA Modifications to support Virtual Machines
x86 ISA Modifications to support Virtual Machines Douglas Beal Ashish Kumar Gupta CSE 548 Project Outline of the talk Review of Virtual Machines What complicates Virtualization Technique for Virtualization
vsphere Resource Management
Update 2 ESXi 5.5 vcenter Server 5.5 This document supports the version of each product listed and supports all subsequent versions until the document is replaced by a new edition. To check for more recent
Low Power AMD Athlon 64 and AMD Opteron Processors
Low Power AMD Athlon 64 and AMD Opteron Processors Hot Chips 2004 Presenter: Marius Evers Block Diagram of AMD Athlon 64 and AMD Opteron Based on AMD s 8 th generation architecture AMD Athlon 64 and AMD
Architecting Microsoft SQL Server on VMware vsphere M A R C H 2 0 1 6
Architecting Microsoft SQL Server on VMware vsphere B E S T P R A C T I C E S G U I D E M A R C H 2 0 1 6 Table of Contents 1. Introduction... 5 1.1 Purpose... 5 1.2 Target Audience... 6 2. SQL Database
The CPU Scheduler in VMware vsphere 5.1
VMware vsphere 5.1 Performance Study TECHNICAL WHITEPAPER Table of Contents Executive Summary... 4 Introduction... 4 Terminology... 4 CPU Scheduler Overview... 5 Design Goals... 5 What, When, and Where
ELI: Bare-Metal Performance for I/O Virtualization
ELI: Bare-Metal Performance for I/O Virtualization Abel Gordon Nadav Amit Nadav Har El Muli Ben-Yehuda, Alex Landau Assaf Schuster Dan Tsafrir IBM Research Haifa Technion Israel Institute of Technology
Overview of the Linux Scheduler Framework
Overview of the Linux Scheduler Framework WORKSHOP ON REAL-TIME SCHEDULING IN THE LINUX KERNEL Pisa, June 27th, 2014 Marco Cesati University of Rome Tor Vergata Marco Cesati (Univ. of Rome Tor Vergata)
