Address SoC routing congestion with 2.5D SiP
|
|
- Leslie Garrett
- 7 years ago
- Views:
Transcription
1 Address SoC routing congestion with 2.5D SiP The System in Package in a 2D package is the best of both worlds approach that the electronics industry has come up with to resolve a design dilemma. By Ayan Kumar Halder System Software Engineer Open-Silicon Research Pvt Ltd Not very long ago, embedded systems were made up of logic spread across multiple chips for example, the CPU sub-system. Memory, the analogue components, and so on, were each on their own IC. The advantage was that each chip could be independently designed at its appropriate process technology node (90nm, 130nm, etc.). However, the inter-connection between the chips consumed a significant amount of power, and there was high inter-chip communication latency as well as even higher risk of failure. Then came the era of the System on Chip (SoC) where the various components (digital logic, analogue logic, and memory sub-system) were placed on the same silicon chip. Thus the increased power consumption and latency issues observed with inter-chip communication in the previous design mechanism was ruled out. However, the disadvantage was that as the components were integrated in the same silicon, they had to be built at the same technology node (65nm, 40nm, 28nm, and so on). While some logic, particularly the main processor, adds a greater value if it is designed at the latest technology node, the other components, such as memory, might not add that much value. However, the dilemma is that using traditional System-on-Chip methods, the chip designer has to choose the same process technology for all the logic. In addition to forcing the designer to create a less than silicon-efficient design, this also hindered reusability of some blocks, such as the CPU sub-system, as independent verified logic in the next system design. The best of both worlds approach that the electronics industry has come up with to solve this dilemma is the System in Package (SiP) in a 2D package. Here multiple chips (DIE) are placed on a common substrate. Thus there can be a CPU-sub-system on one die, a memory sub-system on another, and analogue logic on a third die (figure 1). Each DIE can be designed at its appropriate process technology node and later reused in later designs as Known Good DIEs (KDGs) which have been tested at wafer level. This reduces the time to market for the complete system, as KGDs can be reused with newer dies. The substrate carries a low power, low latency, high speed communication link between the DIEs. Figure 1: 2D package. The DIEs are mounted on the SiP substrate by flip-chip bumps. The copper tracks on the substrate are many times wider than that on the DIEs. However, this creates a problem of placement, as it limits the number of dies that can be accommodated on the substrate because of routing congestion, which ultimately impacts performance and power consumption. Relieving routing congestion with 2.5D SIP The solution to this problem is 2.5D packaging, where a silicon interposer is added between the DIEs and the substrate. The interposer is a low power, low latency, high speed communication link between the chips. The DIEs are mounted on the interposer using micro bumps that are many times smaller than the flip-chip bumps connecting the interposer to the substrate. The copper tracks on the upper layer of interposer are almost of the same dimensions as those on the DIEs. The interposer has TSV (Through Silicon Vias copper connections) connecting the tracks on the upper layer to those EE Times-Asia eetasia.com Copyright 2014 emedia Asia Ltd. Page 1 of 5
2 on the lower layer. It allows thousands of connections between the dies. Thus, by using the interposer the routing/congestion problems faced in 2D design are overcome. Figure 2: 2.5D package. A natural successor is 3D, where multiple DIEs are mounted one on top of the other with TSVs running through the lower dies to allow inter-die communication and provide power to all the dies. Further elaboration of 3D technology is out of scope from our technical paper s perspective. System design with 2.5D Show in figure 3 is a typical 2.5D System in Package (SiP) architecture, in which DIE1/DIE2 consist of two CPU cores with l2 cache interfaced by two AXI master interfaces. It has some slow peripherals (UART, GPIO, I2S, I2C, SPI, BootROM) interfaced by an APB interface. The DIE to DIE (D2D) interface runs through the interposer. It consists of two AXI-AXI bridges (each AXI bridge consists of a master and slave port), 64 GPIO lines (32GPIOs in which DIE1 is configured as input and DIE2 as output and the remaining 32GPIO lines are configured for DIE1 as output and DIE2 as input), Interrupt lines, and DMA channels. The interposer also branches the system reset to each DIE to allow both the DIEs to reset together. The D2D interface determines the visibility of IPs of the neighbouring DIE to the host DIE. In this case, as each DIE has two master/slave interfaces, it can communicate to some of the IPs of the neighbouring DIE, which will be discussed later. DIE1 and DIE2 are virtually identical, except that DIE1 has a DDR controller and PHY interface connected to a DRAM chip, while DIE2 does not. Further, DIE1 has I2S and an I2C interfaced codec, which is missing in DIE2. The DIE2 sub-system has an LCD panel mounted on GPIO pins. Each DIE has its own memory map in which D2D slave interfaces occupy a section. DIE1 Figure 3: 2.5D System in Package architecture. DIE2 EE Times-Asia eetasia.com Copyright 2014 emedia Asia Ltd. Page 2 of 5
3 The system is designed in such a way that a part of DDR (first 512MB) is shared between the two DIEs. The interaction between DIE1 and DIE2 via the DIE-to-DIE interface is illustrated in figure 4. Thus, DIE2 is able to access the first 512MB of DDR through its D2D slave interfaces. Please note this is only a partial view of our memory map, which serves to illustrate access of DDR by DIE2 via DIE-to-DIE interface/communication. Shown in figure 4 is the DIE-to-DIE communication, in which DIE2 communicates with the DDR of DIE1 through its D2D slave interface via the D2D Bridge. However, it is equally possible for DIE1 to communicate with any functional component of DIE2 through its D2D slave interface. For the sake of keeping the design simple, this has been avoided. Figure 4: Memory Map showing how DDR is shared between DIE1 and DIE2. Figure 5: DIE1 and DIE2 initialisation. EE Times-Asia eetasia.com Copyright 2014 emedia Asia Ltd. Page 3 of 5
4 Software demonstration of DIE-to-DIE interaction Shown in figure 5 is a simple implementation that illustrates DIE-to-DIE interaction. DIE2 has a GPIO interface to a LCD panel. It displays images on the LCD, which is obtained from DIE1. DIE1 has I2S and I2C interfaced codec. It plays audio data obtained from DIE2. DIE-to-DIE GPIO has been used as a signalling mechanism between DIE1 and DIE2. Execution of a typical system operation typically starts from Boot ROM (0xFFFF0000). Both the DIEs fetch their first instruction from Bootrom. DIE1 and DIE2 initialise the CPU cores and caches. DIE2 is made to wait on a DIE-to-DIE GPIO to allow DIE1 to initialise DDR Controller and PHY and copy the images (to be displayed by DIE2) from its NOR (which has a parallel interface via Static Memory Controller) to a pre-decided location in the shared section of DDR (first 512MB). Figure 6: DIE1 and DIE2 Interaction over D2D interface.the arrows represent the flow of data. Figure 7: DDR Partition for DIE1 and DIE2. EE Times-Asia eetasia.com Copyright 2014 emedia Asia Ltd. Page 4 of 5
5 But this operation restricts DIE2 from accessing DDR (via the D2D interface) until DDR has been initialized by DIE1. On receiving the GPIO signal, DIE2 starts copying the audio data (for DIE1) from its NOR (interfaced by Static Memory Controller) to a pre-decided location in the shared section of DDR (first 512MB) via its DIE-to-DIE (D2D) slave interfaces. In the meantime, DIE1is waiting for a D2D GPIO signal. After copying the audio data, DIE2 sends a D2D GPIO signal to DIE1. Further, DIE2 initializes the LCD Controller and starts rendering data to the LCD via the GPIO from the DDR location (where DIE1 had copied the images) via its DIE-to-DIE (D2D) slave interfaces. As shown in figure 6, on receiving the D2D GPIO signal DIE1 initializes the I2S and codec. It starts rendering audio data from DDR (where DIE2 had copied the audio data) to the codec via the I2C interface. Here PNOR1/2 denotes NOR with static memory controller interface. The DDR is partitioned for use by DIE1 and DIE2 as shown in figure 7. Conclusion On all the categories important to a system designer design simplicity, reusability of hardware IP, power consumption, and time to market, 2.5D technology is a step ahead of single DIE System on Chip. Refer to figure 8 for a comparative description of 2.5D vs single DIE SoC. Figure 8: Comparison between SoC (single DIE) and 2.5D. In real-world scenarios, 2.5D is best used with a more heterogeneous system architecture where we have the CPU sub-system and digital logic (such as USB, PCIE, SATA, etc.) on one DIE, memory sub-system (SRAM, DDR3 controller) on another die, analogue components (DDR-PHY, USB PHY) on a third die, and thermal sensors and power regulators on a fourth DIE. Such complex designs would derive even greater benefits from the 2.5D approach. About the author Ayan Kumar Halder is a System Software Engineer at Open-Silicon Research Pvt Ltd. His work involves designing/porting bare-metal software, kernels, bootloaders and linux drivers on ARM based custom SOCs. He has contributed to porting Open Virtualization, an open-source kernel-based virtual machine SDK on Versatile Express. He received his Masters in Computer Science from University of Pune, India. EE Times-Asia eetasia.com Copyright 2014 emedia Asia Ltd. Page 5 of 5
All Programmable Logic. Hans-Joachim Gelke Institute of Embedded Systems. Zürcher Fachhochschule
All Programmable Logic Hans-Joachim Gelke Institute of Embedded Systems Institute of Embedded Systems 31 Assistants 10 Professors 7 Technical Employees 2 Secretaries www.ines.zhaw.ch Research: Education:
More information7a. System-on-chip design and prototyping platforms
7a. System-on-chip design and prototyping platforms Labros Bisdounis, Ph.D. Department of Computer and Communication Engineering 1 What is System-on-Chip (SoC)? System-on-chip is an integrated circuit
More informationArchitekturen und Einsatz von FPGAs mit integrierten Prozessor Kernen. Hans-Joachim Gelke Institute of Embedded Systems Professur für Mikroelektronik
Architekturen und Einsatz von FPGAs mit integrierten Prozessor Kernen Hans-Joachim Gelke Institute of Embedded Systems Professur für Mikroelektronik Contents Überblick: Aufbau moderner FPGA Einblick: Eigenschaften
More informationHow To Design A Single Chip System Bus (Amba) For A Single Threaded Microprocessor (Mma) (I386) (Mmb) (Microprocessor) (Ai) (Bower) (Dmi) (Dual
Architetture di bus per System-On On-Chip Massimo Bocchi Corso di Architettura dei Sistemi Integrati A.A. 2002/2003 System-on on-chip motivations 400 300 200 100 0 19971999 2001 2003 2005 2007 2009 Transistors
More informationNAND Flash FAQ. Eureka Technology. apn5_87. NAND Flash FAQ
What is NAND Flash? What is the major difference between NAND Flash and other Memory? Structural differences between NAND Flash and NOR Flash What does NAND Flash controller do? How to send command to
More informationDigitale Signalverarbeitung mit FPGA (DSF) Soft Core Prozessor NIOS II Stand Mai 2007. Jens Onno Krah
(DSF) Soft Core Prozessor NIOS II Stand Mai 2007 Jens Onno Krah Cologne University of Applied Sciences www.fh-koeln.de jens_onno.krah@fh-koeln.de NIOS II 1 1 What is Nios II? Altera s Second Generation
More informationSABRE Lite Development Kit
SABRE Lite Development Kit Freescale i.mx 6Quad ARM Cortex A9 processor at 1GHz per core 1GByte of 64-bit wide DDR3 @ 532MHz UART, USB, Ethernet, CAN, SATA, SD, JTAG, I2C Three Display Ports (RGB, LVDS
More informationSBC8600B Single Board Computer
SBC8600B Single Board Computer 720MHz TI s Sitara AM3359 ARM Cortex-A8 Microprocessor Onboard 512MByte DDR3 SDRAM and 512MByte NAND Flash UARTs, 2*USB Host and 1*OTG, 2*Ethernet, CAN, RS485, LCD/TSP, Audio,
More informationAn Embedded Based Web Server Using ARM 9 with SMS Alert System
An Embedded Based Web Server Using ARM 9 with SMS Alert System K. Subbulakshmi 1 Asst. Professor, Bharath University, Chennai-600073, India 1 ABSTRACT: The aim of our project is to develop embedded network
More informationPen Drive to Pen Drive and Mobile Data Transfer Using ARM
IOSR Journal of Electronics and Communication Engineering (IOSR-JECE) ISSN: 2278-2834, ISBN: 2278-8735, PP: 43-47 www.iosrjournals.org Pen Drive to Pen Drive and Mobile Data Transfer Using ARM 1 Mr.V.S.Gawali,
More informationSBC6245 Single Board Computer
SBC6245 Single Board Computer 400MHz Atmel AT91SAM9G45 ARM 926EJ-STM Microcontroller On Board 128MB Nand Flash plus 128MB DDR2 SDRAM RS232, RS485, Ethernet, USB Host, LCD, Touch Screen, RTC, Supports for
More informationEmbedded Display Module EDM6070
Embedded Display Module EDM6070 Atmel AT91SAM9X35 Based Single Board Computer BY Product Overview Version 1.0 Dated: 3 rd Dec 2013 Table of Contents Product Overview... 2 Introduction... 2 Kit Contents...
More informationWhat is a System on a Chip?
What is a System on a Chip? Integration of a complete system, that until recently consisted of multiple ICs, onto a single IC. CPU PCI DSP SRAM ROM MPEG SoC DRAM System Chips Why? Characteristics: Complex
More informationEmbedded Linux Platform Developer
Embedded Linux Platform Developer Course description Advanced training program on Embedded Linux platform development with comprehensive coverage on target board bring up, Embedded Linux porting, Linux
More informationMediaTek LinkIt Smart 7688 FAQ
Version: 1.0 Release date: 1 st December 2015 Specifications are subject to change without notice. 2015 MediaTek Inc. Unauthorized reproduction of this information in whole or in part is strictly prohibited.
More informationOur innovation, Your Applications. Your Own Custom Embedded Board in 5 weeks!
Our innovation, Your Applications Your Own Custom Embedded Board in 5 weeks! What is Mi-embedded? 4 Boards, 5 weeks, 6k, almost as easy as 1,2,3 Long Product life 7 year extended lifetime CPUs Extended
More informationUsing a Generic Plug and Play Performance Monitor for SoC Verification
Using a Generic Plug and Play Performance Monitor for SoC Verification Dr. Ambar Sarkar Kaushal Modi Janak Patel Bhavin Patel Ajay Tiwari Accellera Systems Initiative 1 Agenda Introduction Challenges Why
More informationIOVU-571N ARM-based Panel PC
IOVU-571N ARM-based Panel PC Features RISC-based Panel PC IOVU-57N Application Dimensions Ordering Information Specifications ARM-based Panel PC IOVU-571N Serial IOVU software support Packing List Options
More informationwhat operations can it perform? how does it perform them? on what kind of data? where are instructions and data stored?
Inside the CPU how does the CPU work? what operations can it perform? how does it perform them? on what kind of data? where are instructions and data stored? some short, boring programs to illustrate the
More informationLab Experiment 1: The LPC 2148 Education Board
Lab Experiment 1: The LPC 2148 Education Board 1 Introduction The aim of this course ECE 425L is to help you understand and utilize the functionalities of ARM7TDMI LPC2148 microcontroller. To do that,
More informationBuilding Blocks for PRU Development
Building Blocks for PRU Development Module 1 PRU Hardware Overview This session covers a hardware overview of the PRU-ICSS Subsystem. Author: Texas Instruments, Sitara ARM Processors Oct 2014 2 ARM SoC
More informationGETTING STARTED WITH ANDROID DEVELOPMENT FOR EMBEDDED SYSTEMS
Embedded Systems White Paper GETTING STARTED WITH ANDROID DEVELOPMENT FOR EMBEDDED SYSTEMS September 2009 ABSTRACT Android is an open source platform built by Google that includes an operating system,
More informationUSB 3.0 Connectivity using the Cypress EZ-USB FX3 Controller
USB 3.0 Connectivity using the Cypress EZ-USB FX3 Controller PLC2 FPGA Days June 20, 2012 Stuttgart Martin Heimlicher FPGA Solution Center Content Enclustra Company Profile USB 3.0 Overview What is new?
More informationHi3520D H.264 Codec Processor. Brief Data Sheet. Issue 02. Date 2013-04-03
Brief Data Sheet Issue 02 Date 2013-04-03 . 2013. All rights reserved. No part of this document may be reproduced or transmitted in any form or by any means without prior written consent of HiSilicon Technologies
More informationCar Racing Game. Figure 1 The Car Racing Game
CSEE 4840 Embedded System Design Jing Shi (js4559), Mingxin Huo (mh3452), Yifan Li (yl3250), Siwei Su (ss4483) Car Racing Game -- Project Design 1 Introduction For this Car Racing Game, we would like to
More informationOPART: Towards an Open Platform for Abstraction of Real-Time Communication in Cross-Domain Applications
OPART: Towards an Open Platform for Abstraction of Real-Time Communication in Cross-Domain Applications Simplification of Developing Process in Real-time Networked Medical Systems Morteza Hashemi Farzaneh,
More informationMBC-SAM9G35 Core Board Overview
MBC-SAM9G35 Core Board Overview The ATMEL MBC-SAM9G35 ARM9 Board is an ARM embedded board produced by Embest, integrate the ATMEL ARM926EJ-S-based processor AT91SAM9G35, operating at 400MHz frequency,
More informationGoing Linux on Massive Multicore
Embedded Linux Conference Europe 2013 Going Linux on Massive Multicore Marta Rybczyńska 24th October, 2013 Agenda Architecture Linux Port Core Peripherals Debugging Summary and Future Plans 2 Agenda Architecture
More informationZigBee Technology Overview
ZigBee Technology Overview Presented by Silicon Laboratories Shaoxian Luo 1 EM351 & EM357 introduction EM358x Family introduction 2 EM351 & EM357 3 Ember ZigBee Platform Complete, ready for certification
More informationNetwork connectivity controllers
Network connectivity controllers High performance connectivity solutions Factory Automation The hostile environment of many factories can have a significant impact on the life expectancy of PCs, and industrially
More informationDeeply Embedded Real-Time Hypervisors for the Automotive Domain Dr. Gary Morgan, ETAS/ESC
Deeply Embedded Real-Time Hypervisors for the Automotive Domain Dr. Gary Morgan, ETAS/ESC 1 Public ETAS/ESC 2014-02-20 ETAS GmbH 2014. All rights reserved, also regarding any disposal, exploitation, reproduction,
More informationIntel DPDK Boosts Server Appliance Performance White Paper
Intel DPDK Boosts Server Appliance Performance Intel DPDK Boosts Server Appliance Performance Introduction As network speeds increase to 40G and above, both in the enterprise and data center, the bottlenecks
More informationVon der Hardware zur Software in FPGAs mit Embedded Prozessoren. Alexander Hahn Senior Field Application Engineer Lattice Semiconductor
Von der Hardware zur Software in FPGAs mit Embedded Prozessoren Alexander Hahn Senior Field Application Engineer Lattice Semiconductor AGENDA Overview Mico32 Embedded Processor Development Tool Chain HW/SW
More informationGetting Started with the Xilinx Zynq- 7000 All Programmable SoC Mini-ITX Development Kit
Getting Started with the Xilinx Zynq- 7000 All Programmable SoC Mini-ITX Development Kit Table of Contents ABOUT THIS GUIDE... 3 ADDITIONAL DOCUMENTATION... 3 ADDITIONAL SUPPORT RESOURCES... 3 INTRODUCTION...
More informationDevelopment of Embedded Board for OMAP4460
Development of Embedded Board for OMAP4460 Subodh Raj M S 1, Rajesh M 2 M.Tech Student, Embedded Systems Group, NIELIT, Kozhikode, Kerala, India 1 Scientist/ Engineer-C, Embedded Systems Group, NIELIT,
More informationHybrid Platform Application in Software Debug
Hybrid Platform Application in Software Debug Jiao Feng July 15 2015.7.15 Software costs in SoC development 2 Early software adoption Previous Development Process IC Development RTL Design Physical Design
More informationAm186ER/Am188ER AMD Continues 16-bit Innovation
Am186ER/Am188ER AMD Continues 16-bit Innovation 386-Class Performance, Enhanced System Integration, and Built-in SRAM Problem with External RAM All embedded systems require RAM Low density SRAM moving
More informationChapter 11 I/O Management and Disk Scheduling
Operating Systems: Internals and Design Principles, 6/E William Stallings Chapter 11 I/O Management and Disk Scheduling Dave Bremer Otago Polytechnic, NZ 2008, Prentice Hall I/O Devices Roadmap Organization
More informationDesign and Verification of Nine port Network Router
Design and Verification of Nine port Network Router G. Sri Lakshmi 1, A Ganga Mani 2 1 Assistant Professor, Department of Electronics and Communication Engineering, Pragathi Engineering College, Andhra
More informationKirchhoff Institute for Physics Heidelberg
Kirchhoff Institute for Physics Heidelberg Norbert Abel FPGA: (re-)configuration and embedded Linux 1 Linux Front-end electronics based on ADC and digital signal processing Slow control implemented as
More informationAppliedMicro Trusted Management Module
AppliedMicro Trusted Management Module Majid Bemanian, Sr. Director of Marketing, Applied Micro Processor Business Unit July 12, 2011 Celebrating 20 th Anniversary of Power Architecture 1 AppliedMicro
More informationPre-tested System-on-Chip Design. Accelerates PLD Development
Pre-tested System-on-Chip Design Accelerates PLD Development March 2010 Lattice Semiconductor 5555 Northeast Moore Ct. Hillsboro, Oregon 97124 USA Telephone: (503) 268-8000 www.latticesemi.com 1 Pre-tested
More information760 Veterans Circle, Warminster, PA 18974 215-956-1200. Technical Proposal. Submitted by: ACT/Technico 760 Veterans Circle Warminster, PA 18974.
760 Veterans Circle, Warminster, PA 18974 215-956-1200 Technical Proposal Submitted by: ACT/Technico 760 Veterans Circle Warminster, PA 18974 for Conduction Cooled NAS Revision 4/3/07 CC/RAIDStor: Conduction
More informationHigh-Performance, Highly Secure Networking for Industrial and IoT Applications
High-Performance, Highly Secure Networking for Industrial and IoT Applications Table of Contents 2 Introduction 2 Communication Accelerators 3 Enterprise Network Lineage Features 5 Example applications
More informationA Generic Network Interface Architecture for a Networked Processor Array (NePA)
A Generic Network Interface Architecture for a Networked Processor Array (NePA) Seung Eun Lee, Jun Ho Bahn, Yoon Seok Yang, and Nader Bagherzadeh EECS @ University of California, Irvine Outline Introduction
More informationCOMPUTER HARDWARE. Input- Output and Communication Memory Systems
COMPUTER HARDWARE Input- Output and Communication Memory Systems Computer I/O I/O devices commonly found in Computer systems Keyboards Displays Printers Magnetic Drives Compact disk read only memory (CD-ROM)
More informationEureka Technology. Understanding SD, SDIO and MMC Interface. by Eureka Technology Inc. May 26th, 2011. Copyright (C) All Rights Reserved
Understanding SD, SDIO and MMC Interface by Eureka Technology Inc. May 26th, 2011 Copyright (C) All Rights Reserved Copyright by Eureka Technology Inc. All Rights Reserved Introduction This white paper
More informationBandwidth Calculations for SA-1100 Processor LCD Displays
Bandwidth Calculations for SA-1100 Processor LCD Displays Application Note February 1999 Order Number: 278270-001 Information in this document is provided in connection with Intel products. No license,
More informationsontheim Wir leben Elektronik! We live electronics! Industrie Elektronik GmbH Computer-on-Modules Overview of our Computer-on-Modules
Wir leben Elektronik! We live electronics! sontheim Industrie Elektronik GmbH Computer-on-Modules Overview of our Computer-on-Modules 04 Computer-on-Modules Overview of our Computer-on-Modules Computer-on-Modules
More informationDDR subsystem: Enhancing System Reliability and Yield
DDR subsystem: Enhancing System Reliability and Yield Agenda Evolution of DDR SDRAM standards What is the variation problem? How DRAM standards tackle system variability What problems have been adequately
More informationSystem Design Issues in Embedded Processing
System Design Issues in Embedded Processing 9/16/10 Jacob Borgeson 1 Agenda What does TI do? From MCU to MPU to DSP: What are some trends? Design Challenges Tools to Help 2 TI - the complete system The
More informationProgramming Flash Microcontrollers through the Controller Area Network (CAN) Interface
Programming Flash Microcontrollers through the Controller Area Network (CAN) Interface Application te Programming Flash Microcontrollers through the Controller Area Network (CAN) Interface Abstract This
More informationData Transfer between Two USB Devices without using PC
Data Transfer between Two USB Devices without using PC Sukhada M. Deshmukh 1, Prof. R.C.Mahajan 2 Student, Zeal College of Engineering and Research, Savitribai Phule Pune University, Pune, India 1 Asst.
More informationCamera Sensor Driver Development And Integration
Camera Sensor Driver Development And Integration Introduction Camera enables multimedia on phones. It is going to be an important human machine interface, adding to augmented reality possibilities on embedded
More informationChapter 1 Computer System Overview
Operating Systems: Internals and Design Principles Chapter 1 Computer System Overview Eighth Edition By William Stallings Operating System Exploits the hardware resources of one or more processors Provides
More informationEmbedded Linux BSP BootCAMP
Embedded Linux BSP BootCAMP www.aeslab.com www.phytec.in [ Hardware Provider ] www.aeslab.com info@aeslab.com +91-80-41307589 +91-9972039671 Day-1 Training Outlines Day-2 1 st Half: [Get Comfort with ARM
More informationSTM32 F-2 series High-performance Cortex-M3 MCUs
STM32 F-2 series High-performance Cortex-M3 MCUs STMicroelectronics 32-bit microcontrollers, 120 MHz/150 DMIPS with ART Accelerator TM and advanced peripherals www.st.com/mcu STM32 F-2 series The STM32
More informationTEST CHAPTERS 1 & 2 OPERATING SYSTEMS
TEST CHAPTERS 1 & 2 OPERATING SYSTEMS True/False Indicate whether the statement is true or false. 1. Changes that you make in virtual machines do not affect your physical computer. 2. The size of a bus
More informationChapter 13. PIC Family Microcontroller
Chapter 13 PIC Family Microcontroller Lesson 01 PIC Characteristics and Examples PIC microcontroller characteristics Power-on reset Brown out reset Simplified instruction set High speed execution Up to
More informationJava Embedded Applications
TM a One-Stop Shop for Java Embedded Applications GeeseWare offer brings Java in your constrained embedded systems. You develop and simulate your Java application on PC, and enjoy a seamless hardware validation.
More informationWafer Level Testing Challenges for Flip Chip and Wafer Level Packages
Wafer Level Testing Challenges for Flip Chip and Wafer Level Packages by Lim Kok Hwa and Andy Chee STATS ChipPAC Ltd. 5 Yishun Street 23, Singapore 768442 kokhwa.lim@statschippac.com; kenghwee.chee@statschippac.com
More informationSolid State Drive Architecture
Solid State Drive Architecture A comparison and evaluation of data storage mediums Tyler Thierolf Justin Uriarte Outline Introduction Storage Device as Limiting Factor Terminology Internals Interface Architecture
More informationSoftware User Guide UG-461
Software User Guide UG-461 One Technology Way P.O. Box 9106 Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 Fax: 781.461.3113 www.analog.com ezlinx icoupler Isolated Interface Development Environment
More informationH MICRO CASE STUDY. Device API + IPC mechanism. Electrical and Functional characterization of HMicro s ECG patch
H MICRO CASE STUDY HMicro HMicro is a wireless healthcare chip company to enable industry s first fully disposable wireless patches with high reliability, high data integrity, low cost, small form factor
More informationEmbedding components within PCB substrates
Embedding components within PCB substrates Max Clemons, Altium - March 19, 2014 Continued pressure for electronic devices that provide greater functionality in ever-smaller formfactors is not only providing
More informationVirtualization for Hard Real-Time Applications Partition where you can Virtualize where you have to
Virtualization for Hard Real-Time Applications Partition where you can Virtualize where you have to Hanspeter Vogel Triadem Solutions AG Real-Time Systems GmbH Gartenstrasse 33 D-88212 Ravensburg Germany
More informationOverview. CPU Manufacturers. Current Intel and AMD Offerings
Central Processor Units (CPUs) Overview... 1 CPU Manufacturers... 1 Current Intel and AMD Offerings... 1 Evolution of Intel Processors... 3 S-Spec Code... 5 Basic Components of a CPU... 6 The CPU Die and
More informationSPI I2C LIN Ethernet. u Today: Wired embedded networks. u Next lecture: CAN bus u Then: 802.15.4 wireless embedded network
u Today: Wired embedded networks Ø Characteristics and requirements Ø Some embedded LANs SPI I2C LIN Ethernet u Next lecture: CAN bus u Then: 802.15.4 wireless embedded network Network from a High End
More information3D innovations: From design to reliable systems
3D innovations: From design to reliable systems Uwe Knöchel, Andy Heinig Fraunhofer IIS, Design Automation Division Zeunerstraße 38, 01069 Dresden uwe.knoechel@eas.iis.fraunhofer.de Phone: +49 351 4640
More informationAND8336. Design Examples of On Board Dual Supply Voltage Logic Translators. Prepared by: Jim Lepkowski ON Semiconductor. http://onsemi.
Design Examples of On Board Dual Supply Voltage Logic Translators Prepared by: Jim Lepkowski ON Semiconductor Introduction Logic translators can be used to connect ICs together that are located on the
More informationSoft processors for microcontroller programming education
Soft processors for microcontroller programming education Charles Goetzman Computer Science University of Wisconsin La Crosse goetzman.char@uwlax.edu Jeff Fancher Electronics Western Technical College
More informationARM Processors and the Internet of Things. Joseph Yiu Senior Embedded Technology Specialist, ARM
ARM Processors and the Internet of Things Joseph Yiu Senior Embedded Technology Specialist, ARM 1 Internet of Things is a very Diverse Market Human interface Location aware MEMS sensors Smart homes Security,
More information1. Survey on the Embedded Windows Сompact 7 for System-
Testing NVidia Tegra 2 and Microsoft Windows Embedded Compact 7 SoC Artsiom Staliarou, Pavel Savyghin, AXONIM Devices, Microsoft Embedded Partner Plan 1. Survey on the Embedded Windows Сompact 7 for System-on-Chip
More informationRiding silicon trends into our future
Riding silicon trends into our future VLSI Design and Embedded Systems Conference, Bangalore, Jan 05 2015 Sunit Rikhi Vice President, Technology & Manufacturing Group General Manager, Intel Custom Foundry
More informationUniversal Flash Storage: Mobilize Your Data
White Paper Universal Flash Storage: Mobilize Your Data Executive Summary The explosive growth in portable devices over the past decade continues to challenge manufacturers wishing to add memory to their
More informationARM Cortex -A8 SBC with MIPI CSI Camera and Spartan -6 FPGA SBC1654
ARM Cortex -A8 SBC with MIPI CSI Camera and Spartan -6 FPGA SBC1654 Features ARM Cortex-A8 processor, 800MHz Xilinx Spartan-6 FPGA expands vision processing capabilities Dual MIPI CSI-2 CMOS camera ports,
More information4/2/2014 Linux Dev-Boards. Linux Dev Boards. Tagung Forth Gesellschaft e.v. Maerz 2014. file:///home/cas/talk/linux-boards/html/linux-boards.
Linux Dev Boards Tagung Forth Gesellschaft e.v. Maerz 2014 file:///home/cas/talk/linux-boards/html/linux-boards.html 1/26 Linux Boards "embedded" Boards mit Linux Forth ideal fuer die Boards mit wenig
More information2.0 Command and Data Handling Subsystem
2.0 Command and Data Handling Subsystem The Command and Data Handling Subsystem is the brain of the whole autonomous CubeSat. The C&DH system consists of an Onboard Computer, OBC, which controls the operation
More informationBetter Trace for Better Software
Better Trace for Better Software Introducing the new ARM CoreSight System Trace Macrocell and Trace Memory Controller Roberto Mijat Senior Software Solutions Architect Synopsis The majority of engineering
More informationConcept Engineering Adds JavaScript-based Web Capabilities to Nlview at DAC 2016
KAL - Large IP Cores: Memory Controllers: SD/SDIO 2.0/3.0 Controller SDRAM Controller DDR/DDR2/DDR3 SDRAM Controller NAND Flash Controller Flash/EEPROM/SRAM Controller Dear , Concept Engineering
More informationChapter 1 Lesson 3 Hardware Elements in the Embedded Systems. 2008 Chapter-1L03: "Embedded Systems - ", Raj Kamal, Publs.: McGraw-Hill Education
Chapter 1 Lesson 3 Hardware Elements in the Embedded Systems 1 Typical Embedded System Hardware units 2 Basic Circuit Elements at the System 3 (i) Power Source 1. System own supply with separate supply
More informationHow to design and implement firmware for embedded systems
How to design and implement firmware for embedded systems Last changes: 17.06.2010 Author: Rico Möckel The very beginning: What should I avoid when implementing firmware for embedded systems? Writing code
More informationA case study of mobile SoC architecture design based on transaction-level modeling
A case study of mobile SoC architecture design based on transaction-level modeling Eui-Young Chung School of Electrical & Electronic Eng. Yonsei University 1 EUI-YOUNG(EY) CHUNG, EY CHUNG Outline Introduction
More informationSoftware based Finite State Machine (FSM) with general purpose processors
Software based Finite State Machine (FSM) with general purpose processors White paper Joseph Yiu January 2013 Overview Finite state machines (FSM) are commonly used in electronic designs. FSM can be used
More informationARM Ltd 110 Fulbourn Road, Cambridge, CB1 9NJ, UK. *peter.harrod@arm.com
Serial Wire Debug and the CoreSight TM Debug and Trace Architecture Eddie Ashfield, Ian Field, Peter Harrod *, Sean Houlihane, William Orme and Sheldon Woodhouse ARM Ltd 110 Fulbourn Road, Cambridge, CB1
More informationUnit two is about the components for cloud computing.
Unit two is about the components for cloud computing. Copyright IBM Corporation 2012 1 Please study this units learning objectives. Copyright IBM Corporation 2015 2 The diagram illustrates the virtual
More informationSOC architecture and design
SOC architecture and design system-on-chip (SOC) processors: become components in a system SOC covers many topics processor: pipelined, superscalar, VLIW, array, vector storage: cache, embedded and external
More informationWhite Paper: Performance of Host-based Media Processing
White Paper: Performance of Host-based Media Processing The viability of host-based software in providing media processing capabilities continues to expand the possibilities for voice application development.
More informationArchitectures and Platforms
Hardware/Software Codesign Arch&Platf. - 1 Architectures and Platforms 1. Architecture Selection: The Basic Trade-Offs 2. General Purpose vs. Application-Specific Processors 3. Processor Specialisation
More informationAccessing I2C devices with Digi Embedded Linux 5.2 example on Digi Connect ME 9210
Accessing I2C devices with Digi Embedded Linux 5.2 example on Digi Connect ME 9210 Document History Date Version Change Description 17/09/2010 Initial entry/outline 24/02/2011 V1.1 Retested with latest
More informationDry Film Photoresist & Material Solutions for 3D/TSV
Dry Film Photoresist & Material Solutions for 3D/TSV Agenda Digital Consumer Market Trends Components and Devices 3D Integration Approaches Examples of TSV Applications Image Sensor and Memory Via Last
More informationUNIT 4 Software Development Flow
DESIGN OF SYSTEM ON CHIP UNIT 4 Software Development Flow Interrupts OFFICIAL MASTER IN ADVANCED ELECTRONIC SYSTEMS. INTELLIGENT SYSTEMS Outline Introduction Interrupts in Cortex-A9 Processor Interrupt
More informationFamily 12h AMD Athlon II Processor Product Data Sheet
Family 12h AMD Athlon II Processor Publication # 50322 Revision: 3.00 Issue Date: December 2011 Advanced Micro Devices 2011 Advanced Micro Devices, Inc. All rights reserved. The contents of this document
More informationSystem-on-a-Chip with Security Modules for Network Home Electric Appliances
System-on-a-Chip with Security Modules for Network Home Electric Appliances V Hiroyuki Fujiyama (Manuscript received November 29, 2005) Home electric appliances connected to the Internet and other networks
More informationProgramming Logic controllers
Programming Logic controllers Programmable Logic Controller (PLC) is a microprocessor based system that uses programmable memory to store instructions and implement functions such as logic, sequencing,
More informationPERFORMANCE ANALYSIS OF KERNEL-BASED VIRTUAL MACHINE
PERFORMANCE ANALYSIS OF KERNEL-BASED VIRTUAL MACHINE Sudha M 1, Harish G M 2, Nandan A 3, Usha J 4 1 Department of MCA, R V College of Engineering, Bangalore : 560059, India sudha.mooki@gmail.com 2 Department
More informationComputer Organization & Architecture Lecture #19
Computer Organization & Architecture Lecture #19 Input/Output The computer system s I/O architecture is its interface to the outside world. This architecture is designed to provide a systematic means of
More informationWhite Paper Utilizing Leveling Techniques in DDR3 SDRAM Memory Interfaces
White Paper Introduction The DDR3 SDRAM memory architectures support higher bandwidths with bus rates of 600 Mbps to 1.6 Gbps (300 to 800 MHz), 1.5V operation for lower power, and higher densities of 2
More informationDSO138 oscilloscope program upgrade method
DSO138 oscilloscope program upgrade method Applicable models: 13801K, 13802K Program upgrade Principle The DSO138 is a SCM STM32F103C8 internal oscilloscope that is preinstalled with a flash bootloader,
More informationTeamPoS 2000 Installation Instructions Upgrade to M Motherboard
TeamPoS 2000 Installation Instructions Upgrade to M Motherboard Fujitsu Transaction Solutions Inc. endeavors to ensure that the information in this document is correct and fairly stated but does not accept
More information