CURRICULUM VITAE. : Yeditepe University, Faculty of Engineering, Department of Computer Engineering, A-410, 34755, Ataşehir/İstanbul
|
|
|
- Jeremy Barber
- 8 years ago
- Views:
Transcription
1 CURRICULUM VITAE 1. Name Surname : Sezer GÖREN UĞURDAĞ Contact Information Address Phone Mail 2. Birth Date : Title : Assoc. Prof. : Yeditepe University, Faculty of Engineering, Department of Computer Engineering, A-410, 34755, Ataşehir/İstanbul : : sgoren@cse.yeditepe.edu.tr 4. Education : Degree Field University Year Bachelor of Electrical & Electronic Boğaziçi University 1993 Science Engineering Electrical & Electronic Master of Science Boğaziçi University 1995 Engineering Doctor of University of California, Santa Cruz, 2003 Philosophy USA 5. Academic Titles Degree Field University Year Assistant Bahçeşehir University 2005 Assistant Yeditepe University 2010 Associate Supervised MS Theses & PhD Dissertations 6.1. MS Theses Çağatay CURA. Parking Spot Finder: An Automated Software Service with SMS and Map Interface Ferhat CANBAY. Point Based Correspondenceless Pose Estimation Özgür Özkurt. FPGA Design Security with PUF, Obfuscation, and Partial Reconfiguration Abdullah Yıldız. Fast, Secure, and Remote Multiboot of Low-cost FPGAS Mert Büyükmıhçı. Efficient Video Scalers. (Ongoing) 6.2. PhD Dissertations Ferhat Canbay. Kompleks Dalgacık Dönüşümü Kullanılarak Düşük Güç Tüketimli Yeniden Yapılandırılabilir Kapı Dizileri İle Doppler Ultrason Sinyallerinin Gerçek Zamanda İşlenmesi. (Co-supervisor, ongoing) Mehmet Yağmur Gök. Programmable Hardware based Short Read Aligner Using Phred Quality Scores. (Co-supervisor, ongoing) Tuğba Haykır. Compressed Look-up Tables. (Co-supervisor, ongoing
2 7. Publications 7.1 Journals B. Yuce, H.F. Ugurdag, S. Gören., G. Dundar. Fast and Efficient Circuit Topologies for Finding the Maximum of n k-bit Numbers. IEEE Transactions on Computers, 63(8), , S. Gören, O. Ozkurt, A. Yildiz, H.F. Ugurdag, R.S. Chakraborty, D. Mukhopadhyay. Partial Bitstream Protection for Low-Cost FPGAs with Physical Unclonable Function, Obfuscation, and Dynamic Partial Self Reconfiguration. Computers and Electrical Engineering, Elsevier, 39(2), S. Gören, H. F. Ugurdag, O. Palaz. Defect-Aware Nanocrossbar Logic Mapping through Matrix Canonization using Two-Dimensional Radix Sort. ACM Journal of Emerging Technologies in Computing Systems, 7(3), article 12, H.F. Ugurdag, S. Gören, F. Canbay. Gravitational Pose Estimation. Computers and Electrical Engineering, Elsevier. vol. 36(6), , S. Gören. Optimization of Embedded Controllers Based on Redundant Transition Removal and Fault Simulation Using K-wise Tests. Journal of Circuits, Systems, and Computers, 18(4), S. Gören, A. Karahoca, F. Y. Onat, M.Z. Gören. Prediction of cyclosporine A blood levels: an application of the adaptive-network-based fuzzy inference system (ANFIS) in assisting drug therapy. European Journal of Clinical Pharmacology, 64(8), S. Gören, F. J. Ferguson. On state reduction of incompletely specified finite state machines. Computers and Electrical Engineering, 33(1), S. Gören, F. J. Ferguson. Test sequence generation for controller verification and test with high coverage. ACM Trans. Design Autom. Electr. Syst. 11(4), Conference papers F. Canbay, V.E. Levent, G. Serbes, N. Aydın, S. Gören. Field Programmable Gate Arrays Implementation of Dual Tree Complex Wavelet Transform. 37th Annual International Conference of the IEEE Engineering in Medicine and Biology Society (EMBC'2015), Milan, Italy, Y. Türk, O. Demir, S. Gören. Real Time Wireless Packet Monitoring with Raspberry Pi Sniffer. International Symposium on Computer and Information Sciences (ISCIS'2014), Krakow, Poland, A. Johnson, S. Saha, R.S. Chakraborty, D. Mukhopadhyay, S. Gören. Fault Attack on AES via Hardware Trojan Insertion by Dynamic Partial Reconfiguration of FPGA over Ethernet. 9th Workshop on Embedded Systems Security (WESS 2014 (A Workshop of the Embedded Systems Week (ESWEEK 2014)), New Delhi, India, October 17, M.Y. Gök, M.S. Sagiroglu, C. Unsalan, S. Gören. Programmable Hardware based Short Read Aligner Using Phred Quality Scores. ASE/IEEE International Conference on BioMedical Computing, Washington DC, USA, H.F. Ugurdag, F. Temizkan, S. Gören. Generating Fast Logic Circuits for m-select n-port Round Robin Arbitration. 21st IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC), October 2013, İstanbul, Turkey M.Y. Gök, M.S. Sagiroglu, C. Unsalan, S. Gören. Reconfigurable Hardware-based Genome Aligner Using Quality Scores. IEEE Signal Processing and Communications Applications Conference (SIU'2013), North Cyprus, April, B. Yuce, H.F. Ugurdag, S. Gören, G. Dundar. A Fast Circuit Topology for Finding the Maximum of n k-bit Numbers. 21st IEEE Symposium on Computer Arithmetic (ARITH'13), Austin, TX, S. Gören, Y. Turk, O. Ozkurt, A. Yildiz, H.F. Ugurdag. Achieving Modular Dynamic Partial Reconfiguration with Difference-Based Flow. 21st ACM/SIGDA International Symposium on Field- Programmable Gate Arrays (FPGA'2013), Monterey, CA, S. Gören, O. Ozkurt, Y. Turk, A. Yildiz, H.F. Ugurdag. Enabling Difference-Based Dynamic Partial Self Reconfiguration for Large Differences. IEEE International Design and Test Symposium, Doha, Qatar, H.F. Ugurdag, Basaran A., Akdogan T., Guney V.U., S. Gören. FPGA based Particle Identification in High Energy Physics Experiments. IEEE International Conference on Application-specific Systems, Architectures and Processors (ASAP'2012), Delft, Netherlands, S. Gören, A. Yildiz, O. Ozkurt, H.F. Ugurdag. FPGA Bitstream Protection with PUFs, Obfuscation and Multi-boot. International Workshop on Reconfigurable Communication-centric Systems-on- Chip (ReCoSoC'2011)
3 S. Gören, H.F. Ugurdag, and O. Palaz, Defect-Tolerant Logic Mapping for Nanocrossbars Based on Two-Dimensional Sort, IEEE International Symposium on Computer and Information Sciences S. Gören, H.F. Ugurdag, A. Yildiz, O. Ozkurt. FPGA Design Security with Time Division Multiplexed PUFs. IEEE International Conference on High Performance Computing & Simulation (HPCS'2010) S. Gören, H.F. Ugurdag, O. Palaz. Defect-Aware Nanocrossbar Logic Mapping using Bipartite Subgraph Isomorphism & Canonization. IEEE European Test Symposium (ETS 10) H.F. Ugurdag, E. Argali, O.E. Eker, A. Basaran, S. Gören, H. Ozcan. Smart Question (sq): Tool for Generating Multiple-Choice Test Questions. WSEAS International Conference on Education and Educational Technology (EDU'09) F. Ileri, S. Gören, H.F. Ugurdag, Virtual Smart Board. WSEAS International Conference on Education and Educational Technology (EDU'09) H.F. Ugurdag, S. Gören, F. Canbay. Correspondenceless Pose Estimation from a Single 2D Image using Classical Mechanics. IEEE International Symposium on Computer and Information Sciences S. Gören. A Meta-heuristic for Shared BDD Minimization. IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SOC) S. Gören. Optimization of Interacting Controllers Using K-wise Tests, International Design and Test Workshop (IDT), H.F. Uğurdağ, Y. Şahin, O. Başkirt, S. Dedeoğlu, S. Gören, Y.S. Koçak. Population-based FPGA Solution to Mastermind Game. NASA/ESA Conference on Adaptive Hardware and Systems (AHS), S. Gören, Using X-machines in Design Verification. International Research/Expert Conference Trends in the Development of Machinery and Associated Technology (TMT) S. Gören, F.J. Ferguson. Testing Finite State Machines Based On a Structural Coverage Metric. IEEE International Test Conference (ITC), S. Gören, F.J. Ferguson. CHESMIN: A Heuristic for State Reduction of Incompletely Specified Finite State Machines. IEEE/ACM Design Automation and Test in Europe (DATE), S. Gören, F.J. Ferguson. Checking Sequence Generation for Asynchronous Sequential Elements. IEEE International Test Conference (ITC), Pak K. Chan, M.J. Boyd, S. Gören, K. Klenk, V. Kodavati, R. Kundu, M. Margolese, J. Sun, K. Suzuki, E. Thorne, X. Wang, J. Xu, M. Zhu. Reducing Compilation Time of Zhong's FPGA-Based SAT Solver. IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM), S. Gören, S. Balkir, G. Dündar, E. Anarim. Novel VLSI architectures for morphological filtering. IEEE Workshop on Nonlinear Image and Signal Processing (NSIP), National conference papers Y. Türk, O. Demir, S. Gören. Dusuk Maliyetli Kablosuz Ag Dinleyici. Elektrik- Elektronik, Bilgisayar ve Biyomedikal Mühendisligi Sempozyumu (ELECO 2014), Bursa, F. Canbay, G. Serbes, S. Gören, N. Aydın. Çift-ağaç Karmaşık Dalgacık Dönüşümü nün Gerçek Zamanlı Gerçekleştirimi. Otomatik Kontrol Ulusal Toplantısı (TOK 2013), Malatya, Basaran, H.F. Ugurdag, T. Akdogan, V.U. Guney, S. Gören, "Ultra-Fast Curve Fitting for Pulses on FPGA," IEEE Signal Processing and Communications Applications Conference (SIU'2012), Mugla, Turkey, April S. Gören, H.F. Ugurdag, O. Ozkurt, A. Yildiz. PUF, DPSR ve Bulandırma Yoluyla Sayısal Yongaların Güvenilir Yapılması. EMO 3. Ağ ve Bilgi Güvenliği Ulusal Sempozyumu M. Z. Gören, S. Gören, A. Karahoca, F.Y. Onat. Terapötik İlaç Düzeyi İzlemi Verilerine Veri Madenciliği Tekniklerinin Uygulanması İle Siklosporin A Kan Düzeylerinin Önceden Tahmini. Türk Farmakoloji Derneği 19. Ulusal Farmakoloji Kongresi S. Gören, S. Balkır, G. Dündar, E. Anarım. Novel VLSI architectures for morphological filtering (Türkçe). Sinyal İşleme ve Uygulamaları Kurultayı (SIU), A: Görüntü İşleme Other publications Y. S. Gener, A. Yildiz, S. Gören. Low-Cost and Low-Power Video Filtering with Parallella, 89e4ad8&p=14343#p14330, S. Gören. Hardware Implementation of Advanced Morphological Filters. Technical Report. Centre de Morphologie Mathematique, Ecole des Mines, Paris, Fransa, 1996.
4 S. Gören. HDL Tool Kit. Technical Report. SCTest, Baskin School of Engineering, University of California, Santa Cruz S. Gören, Abdullah Yıldız, Onur Demir. OMAPL138 Experimenter Kit Lab Manual Projects Director Sayısal Yonga Çoklu-Darbeli Üretim Testleri İçin Hata Emülasyonu Yönteminin Geliştirilmesi. Tübitak 114E022 no lu proje halen. Consultant Savaş Sistemleri için Gömülü Sistemli Uyarlama Birimi. Tübitak 1511 nolu Öncelikli Alanlar Araştırma Teknoloji Geliştirme ve Yenilik Projeleri Destekleme Programı. Vestel Savunma Researcher Hdl Tool Kit. TÜBİTAK Doktora sonrası Araştırma Bursu. University of California, Santa Cruz, CA, ABD Lead Engineer (Design Verification) Design Verification and FPGA prototyping of fabric based storage application processing chip at wire speeds ranging from 1Gb to 10Gbps across multiprotocol storage networks. Aarohi Communications (Emulex), San Jose, CA, ABD Lead Engineer (Design Verification) System level design verification of network packet processor chip. PMC-Sierra, San Jose, CA, ABD Researcher (Software Testing) Software Test of TestBuilder -High Level Design Verification Tool. Cadence, San Jose, CA, ABD Researcher (Software Testing) Software Test of SignalScan -Waveform Viewer Tool Software. Cadence, San Jose, CA, ABD, Researcher Checking Sequence Generation for Flip-flops and Latches. MICRO Projesi, University of California Santa Cruz, ABD, Researcher Hardware Implementation of Advanced Morphological Filters. TÜBİTAK NATO-A2. Centre de Morphologie Mathematique, Ecole des Mines, Paris, Fransa, Awards National Education Ministry PhD Award TUBITAK NATO A2 Research Award Placed 44th in University Entrance Exam Placed 5th in Science High School Entrance Exam 10. Administrative Duties Member of Engineering Faculty Board of Directors (2014-ongoing) 11. Memberships ACM member IEEE member IEEE Test Technology Technical Council member Program committee member, IEEE NASA/ESA Conference on Adaptive Hardware and Systems (AHS), 2014 Program committee member, IEEE NASA/ESA Conference on Adaptive Hardware and Systems (AHS), 2013 Program committee member, IEEE NASA/ESA Conference on Adaptive Hardware and Systems (AHS), 2012 Program committee member, IEEE NASA/ESA Conference on Adaptive Hardware and Systems (AHS), 2011 Program committee member, IEEE NASA/ESA Conference on Adaptive Hardware and Systems (AHS), 2006 Organizing committee member, The 21st IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SOC), 2013 Program committee member, IEEE Signal Processing and Communications Applications Conference (SIU), 2014 Program committee member, IEEE Signal Processing and Communications Applications Conference (SIU), 2013 Program committee member, IEEE Signal Processing and Communications Applications Conference (SIU), 2012 Program committee member, IEEE International Design and Test Symposium, 2014
5 Program committee member, IEEE International Design and Test Symposium, 2013 Program committee member, IEEE International Design and Test Symposium, 2012 Program committee member, Intl. Symposium on Computer and Information Sciences (ISCIS), 2012 Organizing committee member, 2011 International Conference on High Performance Computing & Simulation (HPCS), 2011 Organizing committee member, International Wireless Communications and Mobile Computing Conference (IWCMC), 2011 Program committee member, Intl. Symposium on Computer and Information Sciences (ISCIS), 2011 Program committee member, IEEE Intl. Conference on Design and Technology (IDT), 2010 Program committee member, Yıldız Teknik Üniversitesi Yıldızlı Projeler Yarışması, 2010 Program committee member, Intl. Symposium on Computer and Information Sciences (ISCIS), 2010 Program committee member, IEEE Intl. Conference on Design and Technology (IDT), 2009 Program committee member, IEEE Intl. Design and Test Workshop (IDT), 2007 Reviewer, TÜBİTAK-TEYDEB Panellist, TÜBİTAK Elektrik Elektronik ve Enformatik Araştırma Grubu (EEEAG), 2014 Panellist, TÜBİTAK Elektrik Elektronik ve Enformatik Araştırma Grubu (EEEAG), 2013 Panellist, TÜBİTAK Elektrik Elektronik ve Enformatik Araştırma Grubu (EEEAG), 2009 Reviewer, ICCAD Reviewer, European Test Symposium Reviewer, Elsevier Computers and Electrical Engineering Reviewer, Elsevier Digital Signal Processing Reviewer, IET Computers and Digital Techniques Reviewer, IEEE Trans. On Computers Reviewer, ACM JETC Reviewer, IEEE Embedded Systems Letters Reviewer, Computer Journal Reviewer, IET Computers & Digital Techniques Reviewer, MICRO program of California State, Taught courses in last two years Academic Year Semester Course Name Weekly Hour Lec. Lab. Student Count Fall Spring CSE526 Reconfigurable Computing CSE326 Embedded Systems Programming Fall Spring CSE538 Real-Time Sytems CSE326 Embedded Systems Programming
http://www.ece.ucy.ac.cy/labs/easoc/people/kyrkou/index.html BSc in Computer Engineering, University of Cyprus
Christos Kyrkou, PhD KIOS Research Center for Intelligent Systems and Networks, Department of Electrical and Computer Engineering, University of Cyprus, Tel:(+357)99569478, email: ckyrkou@gmail.com Education
Code 1ST SEMESTER 2ND SEMESTER
1ST SEMESTER Elektrik-Elektronik Mühendisliği 2013-2014 Ders Programı Powered by Google Corporation CS 101 Computer Programming I Bilgisayar Programlama I C 3 2 4 6 English MATH 151 Calculus I Matematik
Curriculum Vitae. 01 August 1973, Gümüşhane, TURKEY. Phone : +90 352 4374901 / Ext.: 32230. : kilic@erciyes.edu.tr
Curriculum Vitae Full Name: Date & Place of Birth: Office Contact: Dr. Recai KILIÇ 01 August 1973, Gümüşhane, TURKEY. Dept. of Electrical&Electronics Eng., Faculty of Engineering, Erciyes University, Kayseri,
KEEP IT SYNPLE STUPID
Utilizing Programmable Logic for Analyzing Hardware Targets Dmitry Nedospasov SHORT DESCRIPTION Hardware security analysis differs from software security analysis primarily in the tools
Huseyin Polat s Curriculum Vitae
Huseyin Polat s Curriculum Vitae Department of Computer Engineering, Anadolu University, Eskisehir 26555, TURKEY +90 222 321 3550-6554 polath@anadolu.edu.tr http://home.anadolu.edu.tr/~polath/ Research
RESEARCH INTERESTS Modeling and Simulation, Complex Systems, Biofabrication, Bioinformatics
FENG GU Assistant Professor of Computer Science College of Staten Island, City University of New York 2800 Victory Boulevard, Staten Island, NY 10314 Doctoral Faculty of Computer Science Graduate Center
CURRICULUM VITAE. Personal Data Phone: (+90 388) 225 22 81 E-mail: halisaltun@nigde.edu.tr, halis_altun@hotmail.com Fax: (+90 388) 225 01 12
CURRICULUM VITAE Halis ALTUN Nigde University Engineering Department Electrical Electronics Engineering 51100, Nigde, Turkey http://host.nigde.edu.tr/haltun Personal Data Phone: (+90 388) 225 22 81 E-mail:
ON SUITABILITY OF FPGA BASED EVOLVABLE HARDWARE SYSTEMS TO INTEGRATE RECONFIGURABLE CIRCUITS WITH HOST PROCESSING UNIT
216 ON SUITABILITY OF FPGA BASED EVOLVABLE HARDWARE SYSTEMS TO INTEGRATE RECONFIGURABLE CIRCUITS WITH HOST PROCESSING UNIT *P.Nirmalkumar, **J.Raja Paul Perinbam, @S.Ravi and #B.Rajan *Research Scholar,
How To Learn From Fatih U\U011Furdag
CV of Dr. H. Fatih Uğurdağ Özyeğin University, Kuşbakışı Cad. No: 2, Altunizade, 34662 Üsküdar, Đstanbul fatih.ugurdag@ozyegin.edu.tr www.ugurdag.com GSM: 0535 692 63 14 HIGHLIGHTS Assistant Professor
CURRICULUM VITAE (CV)
1. Name & Surname: Önder Bulut CURRICULUM VITAE (CV) 2. Date of Birth / Place: September 30, 1977 Afyon, Turkey 3. Academic Title: Asst. Prof. Dr. 4. Education Level: Level Field University Year PhD Industrial
Electrical and Computer Engineering (ECE)
Department of Electrical and Computer Engineering Contact Information College of Engineering and Applied Sciences B-236 Parkview Campus 1903 West Michigan, Kalamazoo, MI 49008 Phone: 269 276 3150 Fax:
Turgut Ozal University. Computer Engineering Department. TR-06010 Ankara, Turkey
Dr. YILDIRAY YALMAN Associate Professor CONTACT INFORMATION Turgut Ozal University Computer Engineering Department TR-06010 Ankara, Turkey Phone: +90 (0)312-5515437 E-mail: yyalman@turgutozal.edu.tr RESEARCH
NATIONAL SUN YAT-SEN UNIVERSITY
NATIONAL SUN YAT-SEN UNIVERSITY Department of Electrical Engineering (Master s Degree, Doctoral Program Course, International Master's Program in Electric Power Engineering) Course Structure Course Structures
Digital Holography, Digital Signal Processing, Optical Signal Processing, Inverse Problems, Compressive Sensing
Gökhan Bora Esmer Contact Information Department of Electrical and Electronics Engineering Phone: +90 (216) 4182357 ext: 647 Marmara University, Faculty of Engineering, Office: MC 469, Goztepe, TR-34722,
Paolo Maistri. September 8, 2008. Personal Information 2. Education and Studies 2. Academic Activities and Affiliations 3
CURRICULUM VITAE ET STUDIORUM Paolo Maistri September 8, 2008 TABLE OF CONTENTS Personal Information 2 Education and Studies 2 Academic Activities and Affiliations 3 Teaching Activities 4 Teaching Assistance......................................
Implementation of emulated digital CNN-UM architecture on programmable logic devices and its applications
Implementation of emulated digital CNN-UM architecture on programmable logic devices and its applications Theses of the Ph.D. dissertation Zoltán Nagy Scientific adviser: Dr. Péter Szolgay Doctoral School
SECOND YEAR. Major Subject 3 Thesis (EE 300) 3 Thesis (EE 300) 3 TOTAL 3 TOTAL 6. MASTER OF ENGINEERING IN ELECTRICAL ENGINEERING (MEng EE) FIRST YEAR
MASTER OF SCIENCE IN ELECTRICAL ENGINEERING (MS EE) FIRST YEAR Elective 3 Elective 3 Elective 3 Seminar Course (EE 296) 1 TOTAL 12 TOTAL 10 SECOND YEAR Major Subject 3 Thesis (EE 300) 3 Thesis (EE 300)
Improving Hardware Security by Using Hidden Information of Computer
Improving Hardware Security by Using Hidden Information of Computer System Ilya Levin, 2 Osnat Keren, 2 Vladimir Sinelnikov * Tel Aviv University, ilia@post.tau.ac.il 2 Bar Ilan University, kereno@eng.biu.ac.il
: http://www.muh.istanbul.edu.tr:3500/makine/akademik2.asp?id=33
CURRICULUM VITAE Name : Yunus Ziya ARSLAN Born : February 8, 1980, Balıkesir, Turkey Citizenship : Turkish Marital status : Married Address : İstanbul Üniversitesi, Mühendislik Fakültesi, Makina Mühendisliği
Academic year: 2015/2016 Code: IES-1-307-s ECTS credits: 6. Field of study: Electronics and Telecommunications Specialty: -
Module name: Digital Electronics and Programmable Devices Academic year: 2015/2016 Code: IES-1-307-s ECTS credits: 6 Faculty of: Computer Science, Electronics and Telecommunications Field of study: Electronics
Doctor of Philosophy in Computer Science
Doctor of Philosophy in Computer Science Background/Rationale The program aims to develop computer scientists who are armed with methods, tools and techniques from both theoretical and systems aspects
FPGA-based MapReduce Framework for Machine Learning
FPGA-based MapReduce Framework for Machine Learning Bo WANG 1, Yi SHAN 1, Jing YAN 2, Yu WANG 1, Ningyi XU 2, Huangzhong YANG 1 1 Department of Electronic Engineering Tsinghua University, Beijing, China
Position Department University Year Assist. Prof. Dr. Software Engineering Bahçeşehir University 2007
CURRICULUM VITAE 1. Name and surname: Mehmet Alper TUNGA 2. Date of birth: 11/06/1975 3. Academic title: Assist. Prof. Dr. 4. Educational background: Degree Department/Programme University Year Bachelor
Secured Embedded Many-Core Accelerator for Big Data Processing
Secured Embedded Many- Accelerator for Big Data Processing Amey Kulkarni PhD Candidate Advisor: Professor Tinoosh Mohsenin Energy Efficient High Performance Computing (EEHPC) Lab University of Maryland,
ASSOCIATE PROFESSOR. HAKAN GÜRKAN ISIK University Engineerin Faculty. Electrical-Electronics Engineering. hakan@isikun.edu.tr
ASSOCIATE PROFESSOR. HAKAN GÜRKAN ISIK University Engineerin Faculty Electrical-Electronics Engineering Department hakan@isikun.edu.tr 1. Name Surname : Hakan Gürkan 2. Birth Date : 04.02.1973 3. Title
Microprocessor and Hardware Laboratory (MHL)
Microprocessor and Hardware Laboratory (MHL) Διονύσης Πνευματικάτος Καθηγητής, Διευθυντής MHL Τμήμα Ηλεκτρονικών Μηχανικών και Μηχανικών Υπολογιστών ΠΟΛΥΤΕΧΝΕΙΟ ΚΡΗΤΗΣ Mission High Quality Research: Basic
International Workshop on Field Programmable Logic and Applications, FPL '99
International Workshop on Field Programmable Logic and Applications, FPL '99 DRIVE: An Interpretive Simulation and Visualization Environment for Dynamically Reconægurable Systems? Kiran Bondalapati and
7/3/12 Yusuf Sinan Akgül
1/6 Yusuf Sinan Akgul Assoc. Prof. Department Of Computer Engineering Gebze Institute of Technology Turkey akgul{at}bilmuh.gyte.edu.tr +90 262 605 2221 Education Ph.D. 2000, Department of Computer and
Assoc. Prof. Dr. Serdar KÜÇÜK
Assoc. Prof. Dr. Serdar KÜÇÜK Biography. Education: 2004: Ph.D. in Technical Educational Faculty, Electrical Department, Kocaeli University, Kocaeli, TURKEY. Thesis Title: Modeling and off-line programming
Using a Failure Modes, Effects and Diagnostic Analysis (FMEDA) to Measure Diagnostic Coverage in Programmable Electronic Systems.
Using a Failure Modes, Effects and Diagnostic Analysis (FMEDA) to Measure Diagnostic Coverage in Programmable Electronic Systems. Dr. William M. Goble exida.com, 42 Short Rd., Perkasie, PA 18944 Eindhoven
MsC in Advanced Electronics Systems Engineering
MsC in Advanced Electronics Systems Engineering 1 2 General overview Location: Dijon, University of Burgundy, France Tuition Fees : 475 / year Course Language: English Course duration: 1 year Level: Second
FACULTY OF POSTGRADUATESTUDIES Master of Science in Computer Engineering The Future University
FACULTY OF POSTGRADUATESTUDIES Master of Science in Computer Engineering The Future University 2 Table of Contents: Page I. Introduction 1 II. Philosophy of the Program 2 III. Aims of the Program 2 IV.
Introduction to Computer Engineering 12-10-03 ENGIN112-1
Introduction to Computer Engineering 12-10-03 ENGIN112-1 Professor Tessier - Career Choices l Age 8 - astronaut l Age 12 - baseball player l Age 16 - computer scientist l Age 21 - computer engineer l Age
Eastern Washington University Department of Computer Science. Questionnaire for Prospective Masters in Computer Science Students
Eastern Washington University Department of Computer Science Questionnaire for Prospective Masters in Computer Science Students I. Personal Information Name: Last First M.I. Mailing Address: Permanent
Graduate Option in Electronics Department of Electrical and Computer Engineering University of Puerto Rico at Mayagüez
Introduction Graduate Option in Electronics Department of Electrical and Computer Engineering University of Puerto Rico at Mayagüez This document defines the Electronics Option in the Electrical Engineering
Computer Science. Master of Science
Computer Science Master of Science The Master of Science in Computer Science program at UALR reflects current trends in the computer science discipline and provides students with a solid theoretical and
CURRICULUM VITÆ RICARDO CHAVES. December - 2008
CURRICULUM VITÆ RICARDO CHAVES December - 2008 PERSONAL DETAILS Full Name: Ricardo Jorge Fernandes Chaves Date of Birth: December 25 th, 1977 Nationality: Portuguese RESEARCH AND TEACHIN G INTERESTS -
Implementation of Full -Parallelism AES Encryption and Decryption
Implementation of Full -Parallelism AES Encryption and Decryption M.Anto Merline M.E-Commuication Systems, ECE Department K.Ramakrishnan College of Engineering-Samayapuram, Trichy. Abstract-Advanced Encryption
Efficient Teaching of Digital Design with Automated Assessment and Feedback
Efficient Teaching of Digital Design with Automated Assessment and Feedback 1 Paul W. Nutter, Member, IEEE, 2 Vasilis F. Pavlidis, Member, IEEE, and 2 Jeffrey Pepper 1 Nano Engineering and Storage Technology
Hardware Implementation of AES Encryption and Decryption System Based on FPGA
Send Orders for Reprints to reprints@benthamscience.ae The Open Cybernetics & Systemics Journal, 2015, 9, 1373-1377 1373 Open Access Hardware Implementation of AES Encryption and Decryption System Based
DR AYŞE KÜÇÜKYILMAZ. Imperial College London Personal Robotics Laboratory Department of Electrical and Electronic Engineering SW7 2BT London UK
DR AYŞE KÜÇÜKYILMAZ Imperial College London Personal Robotics Laboratory Department of Electrical and Electronic Engineering SW7 2BT London UK http://home.ku.edu.tr/~akucukyilmaz a.kucukyilmaz@imperial.ac.uk
Development of a Research-oriented Wireless System for Human Performance Monitoring
Development of a Research-oriented Wireless System for Human Performance Monitoring by Jonathan Hill ECE Dept., Univ. of Hartford jmhill@hartford.edu Majdi Atallah ECE Dept., Univ. of Hartford atallah@hartford.edu
CURRICULUM VITAE (CV)
CURRICULUM VITAE (CV) 1. Name & Surname : ÖZGÜR EGE 2. Date of Birth : 15.06.1987 3. Date of Place : IZMIR 4. Academic Title : Research Assistant Doctor 5. Address : Celal Bayar University Faculty of Science
PROFESSOR DR. NUSRET TAN
CURRICULUM VITAE PROFESSOR DR. NUSRET TAN Personal Details: First and Last Name: Nusret Tan Date of Birth: 01 January 1971, Malatya, Turkey. Corresponding Address: Inonu University, Engineering Faculty,
Curriculum for a Master s Degree in ECE with focus on Mixed Signal SOC Design
Curriculum for a Master s Degree in ECE with focus on Mixed Signal SOC Design Department of Electrical and Computer Engineering Overview The VLSI Design program is part of two tracks in the department:
Implementation and Design of AES S-Box on FPGA
International Journal of Research in Engineering and Science (IJRES) ISSN (Online): 232-9364, ISSN (Print): 232-9356 Volume 3 Issue ǁ Jan. 25 ǁ PP.9-4 Implementation and Design of AES S-Box on FPGA Chandrasekhar
International Journal of Advancements in Research & Technology, Volume 2, Issue3, March -2013 1 ISSN 2278-7763
International Journal of Advancements in Research & Technology, Volume 2, Issue3, March -2013 1 FPGA IMPLEMENTATION OF HARDWARE TASK MANAGEMENT STRATEGIES Assistant professor Sharan Kumar Electronics Department
PhD in Computer Science at North Carolina A&T State University
PhD in Computer Science at North Carolina A&T State University December 5, 2013 Contents Admission...1 Program Requirements...2 Course Work...2 Advisory Committee...2 Residency and Other Requirements...2
Research Article. ISSN 2347-9523 (Print) *Corresponding author Shi-hai Zhu Email:
Scholars Journal of Engineering and Technology (SJET) Sch. J. Eng. Tech., 2014; 2(3A):352-357 Scholars Academic and Scientific Publisher (An International Publisher for Academic and Scientific Resources)
Title ISSN SJR H index Country Foundations and Trends in Information 1554 1 Retrieval
Title ISSN SJR H index Country Foundations and Trends in Information 1554 1 Retrieval 0677 Q1 6,536 12 United States 2 Swarm and Evolutionary Computation 2210 6502 Q1 3,364 8 Netherlands 3 IEEE Transactions
CURRICULUM VITAE ÖZNUR ÖZDEMİR
CURRICULUM VITAE ÖZNUR ÖZDEMİR Office Address-Akdeniz University, Faculty of Economics and Administrative Sciences, Department of Business Administration, Dumlupinar Boulevard, 07058, Antalya, Turkiye
A bachelor of science degree in electrical engineering with a cumulative undergraduate GPA of at least 3.0 on a 4.0 scale
What is the University of Florida EDGE Program? EDGE enables engineering professional, military members, and students worldwide to participate in courses, certificates, and degree programs from the UF
FPGA area allocation for parallel C applications
1 FPGA area allocation for parallel C applications Vlad-Mihai Sima, Elena Moscu Panainte, Koen Bertels Computer Engineering Faculty of Electrical Engineering, Mathematics and Computer Science Delft University
Hardware Implementation of Improved Adaptive NoC Router with Flit Flow History based Load Balancing Selection Strategy
Hardware Implementation of Improved Adaptive NoC Rer with Flit Flow History based Load Balancing Selection Strategy Parag Parandkar 1, Sumant Katiyal 2, Geetesh Kwatra 3 1,3 Research Scholar, School of
2010-2011 Assessment for Master s Degree Program Fall 2010 - Spring 2011 Computer Science Dept. Texas A&M University - Commerce
2010-2011 Assessment for Master s Degree Program Fall 2010 - Spring 2011 Computer Science Dept. Texas A&M University - Commerce Program Objective #1 (PO1):Students will be able to demonstrate a broad knowledge
Extending the Power of FPGAs. Salil Raje, Xilinx
Extending the Power of FPGAs Salil Raje, Xilinx Extending the Power of FPGAs The Journey has Begun Salil Raje Xilinx Corporate Vice President Software and IP Products Development Agenda The Evolution of
CURRICULUM VITAE OF DAN D. V. BHANDERI
1 CURRICULUM VITAE OF DAN D. V. BHANDERI Last update: 18th January 2008 PERSONAL DATA Name: Degree: Birth: Gender: Citizenship: Dan D. V. Bhanderi M.Sc.E.E., Ph.D. May 4th, 1977 in Vejle, Male Danish CURRENT
RAPID PROTOTYPING OF DIGITAL SYSTEMS Second Edition
RAPID PROTOTYPING OF DIGITAL SYSTEMS Second Edition A Tutorial Approach James O. Hamblen Georgia Institute of Technology Michael D. Furman Georgia Institute of Technology KLUWER ACADEMIC PUBLISHERS Boston
A Survey of Video Processing with Field Programmable Gate Arrays (FGPA)
A Survey of Video Processing with Field Programmable Gate Arrays (FGPA) Heather Garnell Abstract This paper is a high-level, survey of recent developments in the area of video processing using reconfigurable
CURRICULUM VITAE (CV)
CURRICULUM VITAE (CV) 1. Name & Surname: Görkem Sarıyer Ataman 2. Date of Birth / Place: 04.04.1985 / Izmir 3. Academic Title: Lecturer Dr. 4. Education Level: Level Field University Year BA Software Engineering
3.2.5.2 Degree Requirements
3.2.5.2 Degree Requirements Students in the BEng (Electrical Engineering) programme are required to complete a minimum of 160 MCs with a CAP 2.0 to graduate. In the first stage of the programme, students
Master of Science in Computer Science
Master of Science in Computer Science Background/Rationale The MSCS program aims to provide both breadth and depth of knowledge in the concepts and techniques related to the theory, design, implementation,
email: fatalan@atilim.edu.tr Phone: 90-312-586 8583
FERIHE ATALAN Atilim University Department of Mathematics 06836 Ankara, TURKEY email: fatalan@atilim.edu.tr Phone: 90-312-586 8583 http://www.atilim.edu.tr/ fatalan Education Ph.D. in Mathematics, Middle
IMPLEMENTATION OF FPGA CARD IN CONTENT FILTERING SOLUTIONS FOR SECURING COMPUTER NETWORKS. Received May 2010; accepted July 2010
ICIC Express Letters Part B: Applications ICIC International c 2010 ISSN 2185-2766 Volume 1, Number 1, September 2010 pp. 71 76 IMPLEMENTATION OF FPGA CARD IN CONTENT FILTERING SOLUTIONS FOR SECURING COMPUTER
DRAFT 18-09-2003. 2.1 Gigabit network intrusion detection systems
An Intrusion Detection System for Gigabit Networks (Working paper: describing ongoing work) Gerald Tripp Computing Laboratory, University of Kent. CT2 7NF. UK e-mail: G.E.W.Tripp@kent.ac.uk This draft
AC 2007-2485: PRACTICAL DESIGN PROJECTS UTILIZING COMPLEX PROGRAMMABLE LOGIC DEVICES (CPLD)
AC 2007-2485: PRACTICAL DESIGN PROJECTS UTILIZING COMPLEX PROGRAMMABLE LOGIC DEVICES (CPLD) Samuel Lakeou, University of the District of Columbia Samuel Lakeou received a BSEE (1974) and a MSEE (1976)
COMPUTER SCIENCE. FACULTY: Jennifer Bowen, Chair Denise Byrnes, Associate Chair Sofia Visa
FACULTY: Jennifer Bowen, Chair Denise Byrnes, Associate Chair Sofia Visa COMPUTER SCIENCE Computer Science is the study of computer programs, abstract models of computers, and applications of computing.
Performance Oriented Management System for Reconfigurable Network Appliances
Performance Oriented Management System for Reconfigurable Network Appliances Hiroki Matsutani, Ryuji Wakikawa, Koshiro Mitsuya and Jun Murai Faculty of Environmental Information, Keio University Graduate
Dr. Burhan Gülbahar CURRICULUM VITAE RESEARCH INTERESTS EDUCATIONAL BACKGROUND SUMMARY
CURRICULUM VITAE Dr. Burhan Gülbahar Asst. Prof. Dr. Department of Electrical and Electronics Engineering Özyeğin University, Çekmeköy, İstanbul, Turkey, 34794 E-Mail: burhan.gulbahar@ozyegin.edu.tr Phone:
Undergraduate Major in Computer Science and Engineering
University of California, Irvine 2015-2016 1 Undergraduate Major in Computer Science and Engineering On This Page: Overview Admissions Requirements for the B.S. in Computer Science and Engineering Sample
CURRICULUM VITAE. Güney Kampüsü, PK 2 (212) 3596491 Bebek, İstanbul 34342
Ali Tuna Kuyucu CURRICULUM VITAE Boğaziçi Üniversitesi Sosyoloji Bölümü tuna.kuyucu@boun.edu.tr Güney Kampüsü, PK 2 (212) 3596491 Bebek, İstanbul 34342 EDUCATION, Seattle WA Ph.D. in Sociology, 2003-2009.
FPGA Design of Reconfigurable Binary Processor Using VLSI
ISSN (Online) : 2319-8753 ISSN (Print) : 2347-6710 International Journal of Innovative Research in Science, Engineering and Technology Volume 3, Special Issue 3, March 2014 2014 International Conference
CURRICULUM VITAE. 1. Name: İbrahim ERŞAN. 2. Date of Birth : 22-03-1974. 3. Academic Rank : Asst.Prof.Dr. 4. Academic Degrees: Eastern Mediterranean
CURRICULUM VITAE 1. Name: İbrahim ERŞAN 2. Date of Birth : 22-03-1974 3. Academic Rank : Asst.Prof.Dr. 4. Academic Degrees: B.Sc. M.Sc. Ph.D. Eastern Mediterranean Eastern Mediterranean Girne American
Electronic Systems Engineering Department, Turkish Naval Academy, Naval Sciences and Engineering Institute, Tuzla, Istanbul 1 moun@dho.edu.
Journal of Naval Science and Engineering 2013, Vol.9, No.2, pp.66-71 LABVIEW BASED TARGET RECOGNITION AND TRACKING SYSTEM M.Oğuzhan ÜN, 1 Lt.Jr.Gr. Asst.Prof. Mustafa YAĞIMLI 2, Naval Captain Associate
Aims and Objectives. E 3.05 Digital System Design. Course Syllabus. Course Syllabus (1) Programmable Logic
Aims and Objectives E 3.05 Digital System Design Peter Cheung Department of Electrical & Electronic Engineering Imperial College London URL: www.ee.ic.ac.uk/pcheung/ E-mail: p.cheung@ic.ac.uk How to go
The Emerging Trends in Electrical and Computer Engineering
18-200 Fall 2006 The Emerging Trends in Electrical and Computer Engineering Hosting instructor: Prof. Jimmy Zhu; Time: Thursdays 3:30-4:20pm; Location: DH 2210 Date Lecturer Lecture Contents L01 08/31
2. EXPLAIN CHANGE TO DEGREE PROGRAM AND GIVE A DETAILED RATIONALE FOR EACH INDIVIDUAL CHANGE:
PROPOSED CHANGES TO THE BACHELOR OF SCIENCE IN ELECTRICAL AND COMPUTER ENGINEERING DEGREE PROGRAM IN THE COCKRELL SCHOOL OF ENGINEERING CHAPTER IN THE UNDERGRADUATE CATALOG 2016-2018 or LAW SCHOOL CATALOG
ISSCC 2003 / SESSION 4 / CLOCK RECOVERY AND BACKPLANE TRANSCEIVERS / PAPER 4.7
ISSCC 2003 / SESSION 4 / CLOCK RECOVERY AND BACKPLANE TRANSCEIVERS / PAPER 4.7 4.7 A 2.7 Gb/s CDMA-Interconnect Transceiver Chip Set with Multi-Level Signal Data Recovery for Re-configurable VLSI Systems
PINAR YILDIRIM. Address: Okan University Faculty of Engineering-Architecture Department of Computer Engineering Istanbul/Turkey
PINAR YILDIRIM Address: Okan University Faculty of Engineering-Architecture Department of Computer Engineering Istanbul/Turkey Phone:0 90 0216 677 16 30 Ext 2339 E-mail:pinar.yildirim@okan.edu.tr EDUCATION
Bachelor Degree in Informatics Engineering Master courses
Bachelor Degree in Informatics Engineering Master courses Donostia School of Informatics The University of the Basque Country, UPV/EHU For more information: Universidad del País Vasco / Euskal Herriko
Resolving ABET/TAC Criteria on Continuous Improvement: Surviving ABET Accreditation!
Resolving ABET/TAC Criteria on Continuous Improvement: Surviving ABET Accreditation! by Nasser Michigan Technological University alaraje@mtu.edu Abstract: The Electrical Engineering Technology program
Rapid System Prototyping with FPGAs
Rapid System Prototyping with FPGAs By R.C. Coferand Benjamin F. Harding AMSTERDAM BOSTON HEIDELBERG LONDON NEW YORK OXFORD PARIS SAN DIEGO SAN FRANCISCO SINGAPORE SYDNEY TOKYO Newnes is an imprint of
Education. Professional Experience. CHENG C. LIU, Ph.D., Associate Professor Curriculum Vitae
CHENG C. LIU, Ph.D., Associate Professor Curriculum Vitae University of Wisconsin-Stout Computer Engineering Program Engineering and Technology Department Oce: 327 Fryklund Hall Menomonie, WI 54751 Phone:
Innovative improvement of fundamental metrics including power dissipation and efficiency of the ALU system
Innovative improvement of fundamental metrics including power dissipation and efficiency of the ALU system Joseph LaBauve Department of Electrical and Computer Engineering University of Central Florida
Design and Implementation of an On-Chip timing based Permutation Network for Multiprocessor system on Chip
Design and Implementation of an On-Chip timing based Permutation Network for Multiprocessor system on Chip Ms Lavanya Thunuguntla 1, Saritha Sapa 2 1 Associate Professor, Department of ECE, HITAM, Telangana
VON BRAUN LABS. Issue #1 WE PROVIDE COMPLETE SOLUTIONS ULTRA LOW POWER STATE MACHINE SOLUTIONS VON BRAUN LABS. State Machine Technology
VON BRAUN LABS WE PROVIDE COMPLETE SOLUTIONS WWW.VONBRAUNLABS.COM Issue #1 VON BRAUN LABS WE PROVIDE COMPLETE SOLUTIONS ULTRA LOW POWER STATE MACHINE SOLUTIONS State Machine Technology IoT Solutions Learn
Design and Analysis of Parallel AES Encryption and Decryption Algorithm for Multi Processor Arrays
IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) Volume 5, Issue, Ver. III (Jan - Feb. 205), PP 0- e-issn: 239 4200, p-issn No. : 239 497 www.iosrjournals.org Design and Analysis of Parallel AES
Coursework for MS leading to PhD in Electrical Engineering. 1 Courses for Digital Systems and Signal Processing
work for MS leading to PhD in Electrical Engineering 1 s for Digital Systems and Signal Processing EE 801 Analysis of Stochastic Systems EE 802 Advanced Digital Signal Processing EE 80 Advanced Digital
UF EDGE brings the classroom to you with online, worldwide course delivery!
What is the University of Florida EDGE Program? EDGE enables engineering professional, military members, and students worldwide to participate in courses, certificates, and degree programs from the UF
Automatized Fault Attack Emulation for Penetration Testing
Automatized Fault Attack Emulation for Penetration Testing Johannes Grinschgl 1, Thomas Aichinger 3, Armin Krieg 1, Christian Steger 1, Reinhold Weiss 1, Holger Bock 2, Josef Haid 2 1, Graz University
The Department of Electrical and Computer Engineering (ECE) offers the following graduate degree programs:
Note that these pages are extracted from the full Graduate Catalog, please refer to it for complete details. College of 1 ELECTRICAL AND COMPUTER ENGINEERING www.ece.neu.edu SHEILA S. HEMAMI, PHD Professor
How To Get A Computer Engineering Degree
COMPUTER ENGINEERING GRADUTE PROGRAM FOR MASTER S DEGREE (With Thesis) PREPARATORY PROGRAM* COME 27 Advanced Object Oriented Programming 5 COME 21 Data Structures and Algorithms COME 22 COME 1 COME 1 COME
CURRICULUM VITAE. 9. Academic Qualifications : Degree University Specialization Year. Jawaharlal Nehru Technological University, Hyderabad
CURRICULUM VITAE 1. Name of the Faculty : Dr. Satish Kumar Peddapelli 2. Father s Name : P. Shankar 3. Date of Birth : 28-10-1974 4. Designation : Assistant Professor 5. Department : Electrical Engineering
Electrical Engineering and Systems Science and Mathematics: Some Merger Considerations Joseph A. O Sullivan Presentation to EE and SSM Faculty 06/27/02 Accredited Systems Programs Preliminary Analysis:
Resume of Hanan H. Elazhary
Resume of Hanan H. Elazhary Home Phone: 35853017, 35853986 Cell Phone: 0112302019 E-mail: hanan@eri.sci.eg, hananelazhary@hotmail.com Nationality: Egyptian Gender: Female EDUCATION Ph.D. in Computer Science
DR AYŞE KÜÇÜKYILMAZ. Yeditepe University Department of Computer Engineering Kayışdağı Caddesi 34755 Istanbul Turkey
DR AYŞE KÜÇÜKYILMAZ Yeditepe University Department of Computer Engineering Kayışdağı Caddesi 34755 Istanbul Turkey http://cse.yeditepe.edu.tr/~akucukyilmaz akucukyilmaz@cse.yeditepe.edu.tr QUALIFICATIONS
M.S. Computer Science Program
M.S. Computer Science Program Pre-requisite Courses The following courses may be challenged by sitting for the placement examination. CSC 500: Discrete Structures (3 credits) Mathematics needed for Computer
PROPOSED CHANGES TO THE ELECTRICAL ENGINEERING DEGREE PROGRAM IN THE COLLEGE OF ENGINEERING SECTION IN THE UNDERGRADUATE CATALOG 2014-2016
PROPOSED CHANGES TO THE ELECTRICAL ENGINEERING DEGREE PROGRAM IN THE COLLEGE OF ENGINEERING SECTION IN THE UNDERGRADUATE CATALOG 2014-2016 Type of Change Academic Change 1. IF THE ANSWER TO ANY OF THE
Active Learning in the Introduction to Digital Logic Design Laboratory Course
Active Learning in the Introduction to Digital Logic Design Laboratory Course Jing Pang Department of Electrical and Electronic Engineering, Computer Engineering Program, California State University, Sacramento,
Master of Science (Electrical Engineering) MS(EE)
Master of Science (Electrical Engineering) MS(EE) 1. Mission Statement: The mission of the Electrical Engineering Department is to provide quality education to prepare students who will play a significant