Serial ATA. 1. Serial ATA. Serial ATA SATA ATA/ATAPI SATA. SATA generation Mbytes/s inch 45 cm. Parallel ATA SATA
|
|
|
- Alvin Sparks
- 7 years ago
- Views:
Transcription
1 Serial ATA Serial ATA SATA Parallel ATA ATA/ATAPI Serial ATA 1 SATA parallel ATA/ATAPI CRC Check ATA/ATAPI 133 M Bytes/s 40 pin/80 pin 2 Shared Bus) 18 inches 5 V No control Yes Data 1. SATA Parallel ATA/ATAPI ATA/ATAPI inch 45 cm 4080 Serial ATA 150 M Bytes/s Generation 1 7 pin 1 Point-to-Point 1 m 500 mv Yes SATA7 SATA generation Mbytes/s SATA Generation Mbytes/s 10 ATA/ATAPI SATA II Electrical Specification SATA 1 m e-sata USB/IEEE1394 Firewire e-sata 2 m SATA
2 1 SATA EMI 2 TX RX TX RX SATA Half Duplex TX back channel RX Embedded Clocking Embedded Clocking 8b10b DC 8b10b 2 SATA 1 m 100 EMI TDR 4 VNA 2 TDR Host Tx + Host Tx - Host Rx - Host Rx+ KEY A+ A- B- B+ Host Plug KEY Cable Receptacle KEY Cable Receptacle KEY A+ A- B- B+ Device Plug Dev Rx+ Dev Rx - Dev Tx - Dev Tx + Host Chip, PCB & Connector 1. SATA Cable & Connectors SATA II Electrical Specification Device Chip, PCB & Connector % % MHz db NEXT MHz 2 db loss 35 ps 85 ps 50 ps ps 2 SATA II Electrical Specification 2.
3 2. SATA SATAparallel ATA/ATAPI SATA 3 Physical Layer Phy 4 SATA OS/Application Command Transport Link Phy 3. SATA 100 FIS 8b10b decode CRC SSC SATA TX+ TX- TX+ TX- 125 mv mvpeakpeak SATA generation Gbps ACDC offset DC250 mv offset Generation 2 3 Gbps AC offset 0 V 4. SATA FFT SATA II 3 Gbps 1.5 GHz3 4.5 GHz 57.5 GHz SATA II Electrical Specification 10 GHz FFT 34.5 GHz 10 GHz 1.5 GHz 57.5 GHz 5. SATA. SATA II 3
4 2 OOB SATA OOB OOB Out-of-Band 7 OOB 77 SATA OOB COMRESET/COMINIT/COMWAKE SATA OOB2 COMRESET/COMINIT COMWAKE COMRESET COMINIT COMRESET COMINIT COMRESET/COMINIT COMWAKE burstidle Burst SATA Align primitive40 bit Align primitive 410 bit BurstBurstidle COMRESET/COMINIT COMWAKE 3 COMRESET/COMINIT COMWAKE COMRESET/COMINIT COMWAKE SATA 1.5 Gbps 3 Gbps Gbps SATA generation G b p s COMRESET/COMINIT/COMWAKE ALIGN Primitive Host Burst COMRESET/ COMINIT COMWAKE COMRESET COMWAKE Device D10.2 ALIGN Burst 10 UI 1.5 Gbps Burst gap 480 UI 1.5 Gbps OOB Signal BurstBurst Gap COMINIT COMWAKE ALIGN 7. OOB 3 SATA Generation Gbps 2 3 Gbps 3 Gbps 3 7 COMRESET/ COMWAKE1.5 Gbps D ALIGN primitive Align primitive Align primitive 3 Gbps 3 Gbps 3 Gbps Align 8 3 Gbps 1.5 Gbps 3 Gbps Align 1.5 Gbps Align 3G Align 54.us Host 1.5 Gbps Align Device TX+ Device TX- Device 1.5G Align 3 Gbps Align primitive 54. us1.5 Gbps Align primitive 4 8. SATA
5 4 Alignment Align primitive OOB Align9 Align primitive Align primitive 40 bit 8b10b K28.5 D10.2 D10.2 D Align primitive 25 Dword Dword 40 bit Align Primitive 280 bit 80 bit Align primitive SATA Align primitive primitive Phy K28.5Align Primitive K28.5D27.3 Phy SATA SSC Spread Spectrum Clocking SSC SSC 80Align primitive 5 SSC Spread Spectrum Clocking SATA SSC SSC Spread Spectrum Clocking EMI 10 SSC 10 3 Gbps 10 Time Trend Gb/s Gb/s Mb/s khz 9. Align Primitive 10. SSC 5
6 3. SATA 1 8b10b SATA 8b10b IBM Fibre Channel Ethernet infiniband Serial ATA PCI Express 8 bit 10 bit 8 bit bit pattern bit bit pattern bit patterndc bit pattern bit/ bit 0 1 bit 0 pattern 1 pattern 2 running disparity bit pattern bit DC 8b10b K D SATA KK K28.5 running disparity 11. K28.5 running disparity 2 Primitive Align Primitive 4 primitive Align primitive 12 SOF 12CONT primitive SATA CONT primitive SATA EMI scrambling SATA SATA junk data primitive CONT primitive CONT primitive EMI CONT primitive CONT primitive Primitive Primitive Byte 3 Byte 2 Byte 1 Byte 0 ALIGN D27.3 D10.2 D10.2 K28.5 CONT D25.4 D25.4 D10.5 DMAT D22.1 D22.1 EOF D21. D21. HOLD D21. D21. D10.5 R_OK D21.1 D21.1 R_ ERR D22.2 D22.2 WTRM D24.2 D24.2 SOF D23.1 D23.1 SYNC D SATA primitive 4. SATA primitive
7 4. SATA transport 12 SOF EOF SOF Payload CRC EOF 13 SOF payload CRC EOF FIS Frame Information Structure5 8 FIS FIS 5 SOF 10 bit 14 SOF 1SOF 10 bit 1 character AA 5 0xAARegister- Host to Device FIS 13. FIS Frame Information Structure FIS Type 0x27 0x34 0x39 0x41 0x4 0x58 0x5F 0xA1 10b FIS 0xAA 0xB9 0xB4 0xCC 0xCB 0xD5 0xD2 0x2C b b b b b b b b Register- Host to Device Register- Device to Host DMA Activate DMA Setup Data BIST Activate PIO Setup Set Device Bits 5. FIS 14. FIS 5. SATACompliance Test SATA transport SATA SATA Compliance Test SATA-IO index.asp SATA II Electrical Specification 15SATA SMA10 GHz plugfest PCI-SIG Sigtest2.1 PCI Express SATA gen Gbps SATA II 3 Gbps 1 Sigtest2.1 3 Gbps non-transition transition Sigtest 2.1 Unit IntervalSignal Rate Jitter Eye TX signals from UUT Compliance Point 50 Host/Device SATA Adapter receptacle DCB 50 DCB 50 Transmitter SATA Mated Connector Pair DC LL Laboratory Load 15. 7
8 :00-19:00 12:00-13:00 FAX Web 24 TEL ( ) FAX ( ) Copyright PCI-SIG Sigtest 2.1 SATA II. SATA SATA SATA-IO SATA-IO 2 plugfest Agilent Serial ATA Storage Architecture and Applications Knut Grimsrud and Hubbert Smith INTEL PRESS ATA IDE /ATAPI CQ Serial ATA High Speed Serialized AT Attachment Revision 1.0a SATA-IO Serial ATA II Electrical Specification Revision 1.0 SATA-IO October 7, JAJP DEP
8B/10B Coding 64B/66B Coding
8B/10B Coding 64B/66B Coding 1. Transmission Systems 2. 8B/10B Coding 3. 64B/66B Coding 4. CIP Demonstrator Test Setup PeterJ Slide 1 Transmission system General Data Clock D C Flip Flop Q @ 1 Gbps = 1
IDE/ATA Interface. Objectives. IDE Interface. IDE Interface
Objectives IDE/ATA Interface In this part, you will -Learn about each of the ATA standards -Identify the ATA connector and cable -Learn how to set jumpers for master, slave and cable select configurations
Seminar SATA II. thorsten.scholz@ibs-networks.de
Serial ATA Seminar SATA II Thorsten Scholz thorsten.scholz@ibs-networks.de 1 Serial ATA Seminar SATA II 2008 Ingenieurbüro T. Scholz, www.ibs-networks.de, all rights reserved No part or whole of this document
Serial ATA International Organization
Serial ATA International Organization 20 January 2011 Version: 1.1 Revision 1.4 20 January 2011 Serial ATA Interoperability Program Revision 1.4 Agilent Technologies, Inc. Method of Implementation (MOI)
Oscilloscope Bandwidth Requirements for Emerging Serial Data Interfaces
Oscilloscope Bandwidth Requirements for Emerging Serial Data Interfaces Page 1 What best determines bandwidth requirements? 5 th harmonic? Or spectral content of the signal, which is related to rise time?
High-Definition Multimedia Interface (HDMI) Source/Sink Impedance Compliance Test Test Solution Overview Using the E5071C ENA Option TDR
High-Definition Multimedia Interface (HDMI) Source/Sink Impedance Compliance Test Using the E5071C ENA Option TDR Keysight Technologies Component Test Division Revision 01.10 2015/03/12 (YS) Reference
Selecting the Optimum PCI Express Clock Source
Selecting the Optimum PCI Express Clock Source PCI Express () is a serial point-to-point interconnect standard developed by the Component Interconnect Special Interest Group (PCI-SIG). lthough originally
Explore Efficient Test Approaches for PCIe at 16GT/s Kalev Sepp Principal Engineer Tektronix, Inc
Explore Efficient Test Approaches for PCIe at 16GT/s Kalev Sepp Principal Engineer Tektronix, Inc Copyright 2015, PCI-SIG, All Rights Reserved 1 Disclaimer Presentation Disclaimer: All opinions, judgments,
PHY Interface For the PCI Express, SATA, and USB 3.0 Architectures Version 4.0
PHY Interface For the PCI Express, SATA, and USB 3.0 Architectures Version 4.0 2007-2011 Intel Corporation All rights reserved. Intellectual Property Disclaimer THIS SPECIFICATION IS PROVIDED AS IS WITH
Are your company s technical training needs being addressed in the most effective manner?
world-class technical training Are your company s technical training needs being addressed in the most effective manner? MindShare has over 25 years experience in conducting technical training on cutting-edge
A+ Guide to Managing and Maintaining Your PC, 7e. Chapter 1 Introducing Hardware
A+ Guide to Managing and Maintaining Your PC, 7e Chapter 1 Introducing Hardware Objectives Learn that a computer requires both hardware and software to work Learn about the many different hardware components
Jitter in PCIe application on embedded boards with PLL Zero delay Clock buffer
Jitter in PCIe application on embedded boards with PLL Zero delay Clock buffer Hermann Ruckerbauer EKH - EyeKnowHow 94469 Deggendorf, Germany Hermann.Ruckerbauer@EyeKnowHow.de Agenda 1) PCI-Express Clocking
Agilent Technologies N5393B PCI Express 2.0 (Gen2) Electrical Performance Validation and Compliance Software for Infiniium Oscilloscopes
Agilent Technologies N5393B PCI Express 2.0 (Gen2) Electrical Performance Validation and Compliance Software for Infiniium Oscilloscopes Data Sheet Table of Contents Features......................... 3
PCI-SIG ENGINEERING CHANGE NOTICE
PCI-SIG ENGINEERING CHANGE NOTICE TITLE: Separate Refclk Independent SSC Architecture (SRIS) DATE: Updated 10 January 013 AFFECTED DOCUMENT: PCI Express Base Spec. Rev. 3.0 SPONSOR: Intel, HP, AMD Part
Introduction to PCI Express Positioning Information
Introduction to PCI Express Positioning Information Main PCI Express is the latest development in PCI to support adapters and devices. The technology is aimed at multiple market segments, meaning that
Serial ATA International Organization
Serial ATA International Organization Version 1.0.1 10 Sep 2008 Serial ATA Interoperability Program Revision 1.3 ULINK MOI for Host Digital Test (ASR, IPM) This document is provided "AS IS" and without
Using FPGAs to Design Gigabit Serial Backplanes. April 17, 2002
Using FPGAs to Design Gigabit Serial Backplanes April 17, 2002 Outline System Design Trends Serial Backplanes Architectures Building Serial Backplanes with FPGAs A1-2 Key System Design Trends Need for.
Pericom PCI Express 1.0 & PCI Express 2.0 Advanced Clock Solutions
Pericom PCI Express 1.0 & PCI Express 2.0 Advanced Clock Solutions PCI Express Bus In Today s Market PCI Express, or PCIe, is a relatively new serial pointto-point bus in PCs. It was introduced as an AGP
HDD Interface Technologies
HDD Interface Technologies V Masakazu Kawamoto (Manuscript received July 1, 2005) The interfaces of hard disk drives (HDDs) have been changed to serial interfaces to meet the demands for high-speed data
Users Guide. Serial Attached SCSI (SAS) Interface Manual
Users Guide Serial Attached SCSI (SAS) Interface Manual Users Guide Serial Attached SCSI (SAS) Interface Manual 2003, 2004, 2005, 2006 Seagate Technology LLC All rights reserved Publication number: 100293071,
SATA 6G PCIe Card User Manual Model: UGT-ST622
SATA 6G PCIe Card User Manual Model: UGT-ST622 All brand names and trademarks are properties of their respective owners www.vantecusa.com Contents: Chapter 1: Introduction... 3 1.1 Product Introduction...
USB 3.0 Jitter Budgeting White Paper Revision 0.5
USB 3. Jitter Budgeting White Paper Revision.5 INTELLECTUAL PROPERTY DISCLAIMER THIS WHITE PAPER IS PROVIDED TO YOU AS IS WITH NO WARRANTIES WHATSOEVER, INCLUDING ANY WARRANTY OF MERCHANTABILITY, NON-INFRINGEMENT,
PCb Cable mount twinax. ConneCtorS
PCb Cable mount twinax ConneCtorS technical CharaCteriStiCS SPeCiFiCationS temperature rating: -55 C to + 125 C Corrosion: MIL-STD-202 Method 101, Test Condition B Shock: MIL-STD-202 Method 213, Test Condition
Electrical Compliance Test Specification SuperSpeed Universal Serial Bus
Electrical Compliance Test Specification SuperSpeed Universal Serial Bus Date: March 10, 2015 Revision: 1.0a SuperSpeed Electrical Compliance i Copyright 2015, USB Implementers Forum, Inc. All rights reserved.
Nutaq. PicoDigitizer 125-Series 16 or 32 Channels, 125 MSPS, FPGA-Based DAQ Solution PRODUCT SHEET. nutaq.com MONTREAL QUEBEC
Nutaq PicoDigitizer 125-Series 16 or 32 Channels, 125 MSPS, FPGA-Based DAQ Solution PRODUCT SHEET QUEBEC I MONTREAL I N E W YO R K I nutaq.com Nutaq PicoDigitizer 125-Series The PicoDigitizer 125-Series
Successfully negotiating the PCI EXPRESS 2.0 Super Highway Towards Full Compliance
Successfully negotiating the PCI EXPRESS 2.0 Super Highway Towards Full Compliance Page 1 Agenda Introduction PCIe 2.0 changes from 1.0a/1.1 Spec 5GT/s Challenges Error Correction Techniques Test tool
PCI Express IO Virtualization Overview
Ron Emerick, Oracle Corporation Author: Ron Emerick, Oracle Corporation SNIA Legal Notice The material contained in this tutorial is copyrighted by the SNIA unless otherwise noted. Member companies and
UMBC. ISA is the oldest of all these and today s computers still have a ISA bus interface. in form of an ISA slot (connection) on the main board.
Bus Interfaces Different types of buses: ISA (Industry Standard Architecture) EISA (Extended ISA) VESA (Video Electronics Standards Association, VL Bus) PCI (Periheral Component Interconnect) USB (Universal
Electrical Compliance Test Specification SuperSpeed Universal Serial Bus
Electrical Compliance Test Specification SuperSpeed Universal Serial Bus Date: September 14, 2009 Revision: 0.9 Preface 6/3/2009 Scope of this Revision The 0.7 revision of the specification describes the
Serial ATA 2 Ports PCI Host
Serial ATA 2 Ports PCI Host This Manual is for the various Model of 2ports SATA HBA: Model A: Low Profile Serial ATA Internal 2 Ports Model B: Low Profile External 1 Port + Internal 1 Port Model C: Low
Welcome to Pericom s PCIe and USB3 ReDriver/Repeater Product Training Module.
Welcome to Pericom s PCIe and USB3 ReDriver/Repeater Product Training Module. 1 Pericom has been a leader in providing Signal Integrity Solutions since 2005, with over 60 million units shipped Platforms
SATA Evolves SATA Specification v3.2 FMS 2013
SATA Evolves SATA Specification v3.2 FMS 2013 SATA is Everywhere SATA is the de facto standard for PC storage Since its introduction, SATA has evolved into new application spaces and now provides storage
Serial ATA and Serial Attached SCSI technologies
Serial ATA and Serial Attached SCSI technologies technology brief Abstract... 2 Introduction... 2 Serial architecture: the future of HDD technologies... 2 Parallel ATA technology... 2 Parallel SCSI...
SFP Copper Transceiver 10/100/1000Base-T
FEATURES / BENEFITS Designed with Broadcom s BCM54616S chipset (login at https://support.broadcom.com/core/login.aspx for IC support) Complies with IEEE 802.3, 802.3u, and 802.3ab specifications Conforms
PCI Express and Storage. Ron Emerick, Sun Microsystems
Ron Emerick, Sun Microsystems SNIA Legal Notice The material contained in this tutorial is copyrighted by the SNIA. Member companies and individuals may use this material in presentations and literature
The Bus (PCI and PCI-Express)
4 Jan, 2008 The Bus (PCI and PCI-Express) The CPU, memory, disks, and all the other devices in a computer have to be able to communicate and exchange data. The technology that connects them is called the
PCI SATA RAID Card User Manual
PCI SATA RAID Card User Manual Product Features : Chipset: Silicon Image Sil3112 SATA controller chip. Compliant with PCI Specification, Rev. 2.2. Compliant with PCI Plug & Play. 32-bit 33 MHz PCI interface.
Interface Protocol v1.2
Interface Protocol v1.2 Uart Configure on PC Baud Rate Bits Stop bits Parity 9600 bps 8 Bits 1 Bit No Parity Basic Uart Transfer Format Start 0/1 : These bytes are both 0x55. Control : This byte is controling
Appendix A. by Gordon Getty, Agilent Technologies
Appendix A Test, Debug and Verification of PCI Express Designs by Gordon Getty, Agilent Technologies Scope The need for greater I/O bandwidth in the computer industry has caused designers to shift from
How to build a high speed PCI Express bus expansion system using the Max Express product family 1
Applications The Anatomy of Max Express Cable Expansion How to build a high speed PCI Express bus expansion system using the Max Express product family 1 By: Jim Ison Product Marketing Manager One Stop
PCI Express Basics Ravi Budruk Senior Staff Engineer and Partner MindShare, Inc.
PCI Express Basics Ravi Budruk Senior Staff Engineer and Partner MindShare, Inc. Copyright 2007, PCI-SIG, All Rights Reserved 1 PCI Express Introduction PCI Express architecture is a high performance,
MICRO SFP+ CONNECTOR & CABLE ASSEMBLY
MICRO SFP+ CONNECTOR & CABLE ASSEMBLY micro SFP+ Connector and Cable Assembly TE Connectivity s (TE) micro SFP+ connector and cable assembly empower you to dream big when designing your communication system.
EDUCATION. PCI Express, InfiniBand and Storage Ron Emerick, Sun Microsystems Paul Millard, Xyratex Corporation
PCI Express, InfiniBand and Storage Ron Emerick, Sun Microsystems Paul Millard, Xyratex Corporation SNIA Legal Notice The material contained in this tutorial is copyrighted by the SNIA. Member companies
USB 3.0 Overview and Physical Layer testing requirements
USB 3.0 Overview and Physical Layer testing requirements Industry update and Testing Challenges Update Jim Choate Agilent Technologies Page 1 Agenda Introduction Agilent Digital Standards USBIF Compliance
PCI Express: The Evolution to 8.0 GT/s. Navraj Nandra, Director of Marketing Mixed-Signal and Analog IP, Synopsys
PCI Express: The Evolution to 8.0 GT/s Navraj Nandra, Director of Marketing Mixed-Signal and Analog IP, Synopsys PCIe Enterprise Computing Market Transition From Gen2 to Gen3 Total PCIe instances. 2009
PCI Express Transmitter Electrical Validation and Compliance Testing with Agilent Infiniium Oscilloscopes
PCI Express Transmitter Electrical Validation and Compliance Testing with Agilent Infiniium Oscilloscopes Application Note 1496 Who should read this application note? This application note is intended
Interfacing Intel 8255x Fast Ethernet Controllers without Magnetics. Application Note (AP-438)
Interfacing Intel 8255x Fast Ethernet Controllers without Magnetics Application Note (AP-438) Revision 1.0 November 2005 Revision History Revision Revision Date Description 1.1 Nov 2005 Initial Release
FIBRE CHANNEL PROTOCOL SOLUTIONS FOR TESTING AND VERIFICATION. FCTracer TM 4G Analyzer FCTracer TM 2G Analyzer
FIBRE CHANNEL PROTOCOL SOLUTIONS FOR TESTING AND VERIFICATION FCTracer TM 4G Analyzer FCTracer TM 2G Analyzer LeCroy, a worldwide leader in serial data test solutions, creates advanced instruments that
CPU. PCIe. Link. PCIe. Refclk. PCIe Refclk. PCIe. PCIe Endpoint. PCIe. Refclk. Figure 1. PCIe Architecture Components
AN562 PCI EXPRESS 3.1 JITTER REQUIREMENTS 1. Introduction PCI Express () is a serial point-to-point interconnect standard developed by the Peripheral Component Interconnect Special Interest Group (PCI-SIG).
SuperSpeed USB Host: Jeff Ravencraft, USB-IF president and chairman
SuperSpeed USB Host: Jeff Ravencraft, USB-IF president and chairman Agenda Introduction & technology overview Jeff Ravencraft Microsoft Corporation Fred Bhesania NEC Electronics Corporation Yoshiyuki Tomoda
SATA-to-IDE Adapter Quick Installation Guide
SATA-to-IDE Adapter Quick Installation Guide Introducing the SATA-to-IDE Adapter The SATA-to-IDE Adapter allows you to connect existing Ultra ATA 150/133/100/66 hard disk drives and ATAPI devices to the
SATA SSD Series. InnoDisk. Customer. Approver. Approver. Customer: Customer. InnoDisk. Part Number: InnoDisk. Model Name: Date:
SATA SSD Series Customer: Customer Part Number: InnoDisk Part Number: InnoDisk Model Name: Date: InnoDisk Approver Customer Approver Table of contents EverGreen SATA SSD REVISION HISTORY... 4 LIST OF TABLES...
Data Acquisition Module with I2C interface «I2C-FLEXEL» User s Guide
Data Acquisition Module with I2C interface «I2C-FLEXEL» User s Guide Sensors LCD Real Time Clock/ Calendar DC Motors Buzzer LED dimming Relay control I2C-FLEXEL PS2 Keyboards Servo Motors IR Remote Control
SAS (Serial Attached SCSI) and SATA (Serial ATA) Protocol Analyzers
SAS (Serial Attached SCSI) and SATA (Serial ATA) Protocol Analyzers U3051C Micro 2 port 6 Gbps SAS/SATA protocol analyzer U3052C and U3057C PRO 4 port 6 Gbps SAS/SATA protocol analyzer U3055A and U3056A
PB product brief. Using USB 3.0 for Storage Media Applications
PB product brief Using for Storage Media Applications PB product brief Introduction0 Spurred by the increasing resolution and storage capabilities of consumer electronic devices, along with the wider availability
82557 10 100 Mbps PCI LAN Controller A Guide to 82596 Compatibility
APPLICATION NOTE 82557 10 100 Mbps PCI LAN Controller A Guide to 82596 Compatibility Technical Marketing Network Products Division November 1995 Order Number 644126-001 Information in this document is
Methode Electronics. DM-338-GG-XXXX Up to 120 Gbps CXP Passive Cable Assembly. www.methode.com
DM-338-GG-XXXX Up to 120 Gbps CXP Passive Cable Assembly Compliant with Infiniband Architecture Specification Annex 6 Hot-pluggable footprint Supports Serial ID (write protected) Robust Die Cast Housing
4 Port PCI Express 2.0 SATA III 6Gbps RAID Controller Card with HyperDuo SSD Tiering
4 Port PCI Express 2.0 SATA III 6Gbps RAID Controller Card with HyperDuo SSD Tiering StarTech ID: PEXSAT34RH The PEXSAT34RH 4-Port PCI Express 2.0 SATA Controller Card with HyperDuo adds 4 AHCI SATA III
SATA-to-IDE Adapter Quick Installation Guide
SATA-to-IDE Adapter Quick Installation Guide Introducing the SATA-to-IDE Adapter The SATA-to-IDE Adapter allows you to connect existing Ultra ATA 150/133/100/66 hard disk drive and ATAPI devices to the
PCI Express Impact on Storage Architectures and Future Data Centers. Ron Emerick, Oracle Corporation
PCI Express Impact on Storage Architectures and Future Data Centers Ron Emerick, Oracle Corporation SNIA Legal Notice The material contained in this tutorial is copyrighted by the SNIA. Member companies
Storage Architectures. Ron Emerick, Oracle Corporation
PCI Express PRESENTATION and Its TITLE Interfaces GOES HERE to Flash Storage Architectures Ron Emerick, Oracle Corporation SNIA Legal Notice The material contained in this tutorial is copyrighted by the
2. THE PCI EXPRESS BUS
1 2. THE PCI EXPRESS BUS This laboratory work presents the serial variant of the PCI bus, referred to as PCI Express. After an overview of the PCI Express bus, details about its architecture are presented,
Modular Instrumentation Technology Overview
Modular Instrumentation Technology Overview Outline Overview of the PXI Platform PCI & PXI Express The Future of RF Leveraging Modular Instrumentation Mixed signal test Streaming RF Streaming Demo Summary
EnOcean Radio Protocol 2. September 26, 2013 SPECIFICATION V1.0. Subject to modifications EnOcean Radio Protocol 2 V1.0 Page 1/19
SPECIFICATION V1.0 EnOcean Radio Protocol 2 September 26, 2013 EnOcean GmbH Kolpingring 18a 82041 Oberhaching Germany Phone +49.89.67 34 689-0 Fax +49.89.67 34 689-50 info@enocean.com www.enocean.com Subject
Serial ATA technology
Serial ATA technology Technology brief, 4 th edition Introduction... 2 SATA devices and interoperability with SAS devices... 2 Initiators... 2 Expanders... 3 Targets and their recommended uses... 3 Entry
PCI Express Impact on Storage Architectures. Ron Emerick, Sun Microsystems
PCI Express Impact on Storage Architectures Ron Emerick, Sun Microsystems SNIA Legal Notice The material contained in this tutorial is copyrighted by the SNIA. Member companies and individual members may
Example: Multiple OFDM Downstream Channels and Examining Backwards Compatibility. Mark Laubach, Avi Kliger Broadcom
Example: Multiple OFDM Downstream Channels and Examining Backwards Compatibility Mark Laubach, Avi Kliger Broadcom 1 Big Fat Downstream Pipe MULTIPLE DOWNSTREAM OFDM CHANNELS 2 Intent of this Presentation
Computer buses and interfaces
FYS3240 PC-based instrumentation and microcontrollers Computer buses and interfaces Spring 2011 Lecture #5 Bekkeng 15.1.2011 The most common data acquisition buses available today Internal computer buses
PCI Express SATA III RAID Controller Card with Mini-SAS Connector (SFF-8087) - HyperDuo SSD Tiering
PCI Express SATA III RAID Controller Card with Mini-SAS Connector (SFF-8087) - HyperDuo SSD Tiering StarTech ID: PEXSAT34SFF The PEXSAT34SFF PCI Express 2.0 SATA Controller Card enables 4 AHCI SATA III
Chapter 13 Selected Storage Systems and Interface
Chapter 13 Selected Storage Systems and Interface Chapter 13 Objectives Appreciate the role of enterprise storage as a distinct architectural entity. Expand upon basic I/O concepts to include storage protocols.
PCI Express Impact on Storage Architectures and Future Data Centers. Ron Emerick, Oracle Corporation
PCI Express Impact on Storage Architectures and Future Data Centers Ron Emerick, Oracle Corporation SNIA Legal Notice The material contained in this tutorial is copyrighted by the SNIA. Member companies
Intel architecture. Platform Basics. White Paper Todd Langley Systems Engineer/ Architect Intel Corporation. September 2010
White Paper Todd Langley Systems Engineer/ Architect Intel Corporation Intel architecture Platform Basics September 2010 324377 Executive Summary Creating an Intel architecture design encompasses some
High-Speed SERDES Interfaces In High Value FPGAs
High-Speed SERDES Interfaces In High Value FPGAs February 2009 Lattice Semiconductor 5555 Northeast Moore Ct. Hillsboro, Oregon 97124 USA Telephone: (503) 268-8000 www.latticesemi.com 1 High-Speed SERDES
EMC countermeasures for High-Speed Differential Interfaces
TDK EMC Technology Practice Section EMC countermeasures for High-Speed Differential Interfaces How Do Common Mode Filters Suppress EMI in Differential Transmission Circuits? TDK Corporation Application
The Transition to PCI Express* for Client SSDs
The Transition to PCI Express* for Client SSDs Amber Huffman Senior Principal Engineer Intel Santa Clara, CA 1 *Other names and brands may be claimed as the property of others. Legal Notices and Disclaimers
11. High-Speed Differential Interfaces in Cyclone II Devices
11. High-Speed Differential Interfaces in Cyclone II Devices CII51011-2.2 Introduction From high-speed backplane applications to high-end switch boxes, low-voltage differential signaling (LVDS) is the
A Storage Architecture for High Speed Signal Processing: Embedding RAID 0 on FPGA
Journal of Signal and Information Processing, 12, 3, 382-386 http://dx.doi.org/1.4236/jsip.12.335 Published Online August 12 (http://www.scirp.org/journal/jsip) A Storage Architecture for High Speed Signal
PCI EXPRESS TECHNOLOGY. Jim Brewer, Dell Business and Technology Development Joe Sekel, Dell Server Architecture and Technology
WHITE PAPER February 2004 PCI EXPRESS TECHNOLOGY Jim Brewer, Dell Business and Technology Development Joe Sekel, Dell Server Architecture and Technology Formerly known as 3GIO, PCI Express is the open
SFP-TX 1000BASE-T SFP Transceiver 10/100/1000M SFP Transceiver
Product Features Up to 1.25Gb/s bi-directional data links SFP form with compact RJ-45 connector +3.3V single power supply 0 to 70 o C operating case temperature Intelligent Auto-Negotiation support for
Big Picture. IC220 Set #11: Storage and I/O I/O. Outline. Important but neglected
Big Picture Processor Interrupts IC220 Set #11: Storage and Cache Memory- bus Main memory 1 Graphics output Network 2 Outline Important but neglected The difficulties in assessing and designing systems
Technical Product Specifications Dell Dimension 2400 Created by: Scott Puckett
Technical Product Specifications Dell Dimension 2400 Created by: Scott Puckett Page 1 of 11 Table of Contents Technical Product Specifications Model 3 PC Technical Diagrams Front Exterior Specifications
Chapter 4 System Unit Components. Discovering Computers 2012. Your Interactive Guide to the Digital World
Chapter 4 System Unit Components Discovering Computers 2012 Your Interactive Guide to the Digital World Objectives Overview Differentiate among various styles of system units on desktop computers, notebook
SCSI Standards and Technology Update: SAS and SCSI Express
SCSI Standards and Technology Update: SAS and SCSI Express Marty Czekalski - President, SCSI Trade Association Seagate Technology Greg McSorley Vice President, SCSI Trade Association - Amphenol SCSI Update
SCSI The Protocol for all Storage Architectures
SCSI The Protocol for all Storage Architectures David Deming, Solution Technology April 12, 2005 Abstract SCSI: The Protocol for All Storage Architectures This session will appeal to System Administrators,
Project: IEEE P802.15 Working Group for Wireless Personal Area Networks N
Project: IEEE P802.15 Working Group for Wireless Personal Area Networks N (WPANs( WPANs) Title: [An system for Mobile Multi-Gb/s at Hz, concept, application and implementation] Date Submitted: [17 September,
GB ethernet UDP interface in FPGA
GB ethernet UDP interface in FPGA NIKHEF, PeterJ 05 August 2013 1 LED0 RxFifos 0 1 n Rx Stream Select Rx_buf2data pkt_buffers Rx Packet Buffer 64 KB Flags Rx_mac2buf Overview Good/Bad Frame Rx FPGA ML605
USB - FPGA MODULE (PRELIMINARY)
DLP-HS-FPGA LEAD-FREE USB - FPGA MODULE (PRELIMINARY) APPLICATIONS: - Rapid Prototyping - Educational Tool - Industrial / Process Control - Data Acquisition / Processing - Embedded Processor FEATURES:
Application Note. PCIEC-85 PCI Express Jumper. High Speed Designs in PCI Express Applications Generation 3-8.0 GT/s
PCIEC-85 PCI Express Jumper High Speed Designs in PCI Express Applications Generation 3-8.0 GT/s Copyrights and Trademarks Copyright 2015, Inc. COPYRIGHTS, TRADEMARKS, and PATENTS Final Inch is a trademark
Fast Ethernet and Gigabit Ethernet. Computer Networks: Fast and Gigabit Ethernet
Fast Ethernet and Gigabit Ethernet 1 Fast Ethernet (100BASE-T) How to achieve 100 Mbps capacity? MII LLC MAC Convergence Sublayer Media Independent Interface Media Dependent Sublayer Data Link Layer Physical
PCI Express Protocol Solutions
PCI Express Protocol Solutions for Testing and Compliance Summit T3-16 Analyzer Summit Z3-16 Exerciser SummitT3 T3-8 8Analyzer Summit T28 Analyzer Protocol Test Card Teledyne LeCroy, a worldwide leader
2 Port PCI Express 2.0 SATA III 6Gbps RAID Controller Card w/ 2 msata Slots and HyperDuo SSD Tiering
2 Port PCI Express 2.0 SATA III 6Gbps RAID Controller Card w/ 2 msata Slots and HyperDuo SSD Tiering StarTech ID: PEXMSATA3422 The PEXMSATA3422 PCI Express SATA Card helps you improve the overall speed
The UltraATA 133 PCI is an ultra high-speed dual channel Ultra ATA/133 controller board for use in Pentium-class computer.
UltraATA 133 PCI Quick Installation Guide Introducing the UltraATA 133 PCI The UltraATA 133 PCI is an ultra high-speed dual channel Ultra ATA/133 controller board for use in Pentium-class computer. Features
Discovering Computers 2011. Living in a Digital World
Discovering Computers 2011 Living in a Digital World Objectives Overview Differentiate among various styles of system units on desktop computers, notebook computers, and mobile devices Identify chips,
Comparison of Vector Network Analyzer and TDA Systems IConnect Generated S-Parameters
Comparison of Vector Network Analyzer and TDA Systems IConnect Generated S-Parameters Purpose: This technical note presents single-ended insertion loss ( SE IL) and return loss ( SE RL) data generated
DigiPoS Store Solutions: Retail Blade
DigiPoS Store Solutions: Retail Blade Retail Blade: The facts The DigiPoS Store Solutions Group is a global business operating exclusively in the field of Retail Technology, Software and Support Services.
Product Specification. 1000BASE-T RoHS Compliant Copper SFP Transceiver FCLF8520P2BTL / FCLF8521P2BTL / FCLF8522P2BTL
Finisar Product Specification 1000BASE-T RoHS Compliant Copper SFP Transceiver FCLF8520P2BTL / FCLF8521P2BTL / FCLF8522P2BTL Product Features Up to 1.25Gb/s bi-directional data links Hot-pluggable SFP
Serial ATA Flash Drive
RoHS Compliant Serial ATA Flash Drive msata A1 Product Specifications July 10 th, 2014 Version 1.3 Apacer Technology Inc. 1F, No.32, Zhongcheng Rd., Tucheng Dist., New Taipei City, Taiwan, R.O.C Tel: +886-2-2267-8000
Chapter 6. Inside the System Unit. What You Will Learn... Computers Are Your Future. What You Will Learn... Describing Hardware Performance
What You Will Learn... Computers Are Your Future Chapter 6 Understand how computers represent data Understand the measurements used to describe data transfer rates and data storage capacity List the components
Serial ATA International Organization: Serial ATA Interoperability Program Revision 1.4 Policy Version 1.00
Serial ATA International Organization: Serial ATA Interoperability Program Revision 1.4 Policy Version 1.00 02-December-2009 SATA-IO Board Members: Dell Computer Corporation Hewlett Packard Corporation