2 Cray Research's mission is to lead in the development and marketingof high-performance systems that make a unique contribution to the markets they serve. For close toa decade, Cray Research has been the industry leader in large-scale computer systems. Today, the majority of supercomputers installed worldwide are Cray systems. These systems are used In advanced research laboratories around the world and have gained strong acceptance in diverse industrial environments. No other manufacturer has Cray Research's breadth of success and experience in supercomputer development. The company's initial product, the GRAY-1 Computer System, was first installed in The CRAY-1 quickly established itself as the standard of value for large-scale computers and was soon recognized as the first commercially successful vector processor. For some time previously, the potential advantagee af vector processing had been understood, but effective Dractical imolementation had eluded com~uter architects. The CRAY-1 broke that barrier, and today vect~rization'techni~ues are used commonly by scientists and engineers in a widevariety of disciplines. With its significant innovations in architecture and technology, the GRAY-2 Computer System sets the standard for the next generation of supercomputers. The CRAY-2 design allows many types of users to solve problems that cannot be solved with any other computers. The GRAY-2 provides an order of magnitude increase in performanceaver the CRAY-1 at an attractive price/performance ratio.
3 Introducing the CRAY-2 Computer System The CRAY-2 Computer System sets the standard for the next generation of supercomputers. It is characterized by a large Common Memory (256 million 64-bit words), four Background Processors, a clock cycle of 4.1 nanoseconds (4.1 billionths of a second) and liquid immersion cooling. It offers effective throughput six to twelve times that of the CRAY-1 and runs an operating system based on the increasingly popular UNIXTM operating system. The CRAY-2 Computer System uses the most advanced technology available. The compact mainframe is immersed in a fluorocarbon liquid that dissipates the heat generated on the densely packed electronic components. The logic and memory circuits are contained in eight-layer, three-dimensional modules. The large Common Memory is constructed of the most dense memory chips available, and the logic circuits are constructed from the fastest silicon chips available. The CRAY-2 mainframe contains four independent Background Processors, each more powerful than a CRAY-1 computer. Featuring a clock cycle time of 4.1 nanoseconds - faster than any other computer system available - each of these processors offers exceptional scalar and vector processing capabilities. The four Background Processors can operate independently on separate jobs or concurrently on a single problem. The very high-speed Local Memory integral to each Background Processor is available for temporary storage of vector and scalar data. Common Memory is one of the most important features of the CRAY-2. It consists of 256 million 64-bit words randomly accessible from any of the four Background Processors and from any of the high-speed and common data channels. The memory is arranged in four quadrants with 128 interleaved banks. All memory access is performed automatically by the hardware. Any user may use all or part of this memory. In conventional memory-limited computer systems, I10 wait times for large problems that use out-of-memory storage run into hours. With the large Common Memory of the CRAY-2, many of these problems become CPU-bound. Cray Research, Inc.
4 Control of network access equ~prnent and the h~gh-speedisk dr~ves is integral to the CRAY-5 mamframe hardware. A angle Foreground Processor coordmates the data flow between the system Common Memory and all external dev~ces across four h~gh-speed I10 channels. The synchronous operation of the Foreground Processor w~th the four Background Processors and the external dev~ces provides a s~gnlf~cant increase In data throughput. To complement the new CRAY-2 architecture, Cray Research has developed an interactive operating system based on AT&T's UNlX System V. The CRAY-2 Operating System is supported by a FORTRAN compiler based on the proven Cray Research FORTRAN compiler, CFT. The CRAY-2 Computer System represents a major advance rn large-scale computmg. The combmation of four high-speed Background Processors, a hrgh-speed Local Memory, a huge Common Memory, an extremely powerful 110 capability and a comprehensive software product offers unsurpassed and balanced performance for the user. Features of the CRAY-2 0 Extremely large directly addressable Common Memory Fastest cycle time available In a computer system (4 1 nsec) 0 Scalar and vector processmg combrned with mult~process~ng Integral Foreground Processor 0 Elegant architecture Extremely h~gh relrab~l~ty 0 Uses hrgh dens~ty memory ch~ps and extremely fast s~l~con logic chips 0 Llquld ~mmersion coolmg 0 An operating system based on ~ndustry recognized UNlX system 0 Automat~c vectorizing FORTRAN comp~ler
5 CRAY-2 system overview Controllers Cray Research, Inc.
6 Physical characteristics The CRAY-2 mainframe is elegant in appearance as well as in architecture. The memory, computer logic and DC power supplies are integrated into a compact mainframe composed of 14 vertical columns arranged In a 300 arc. The upper part of each column contains a stack of 24 modules and the lower part contains power supplies for the system. Total cabinet height, including the power supplies, IS 45 inches, and the diameter of the mainframe is 53 inches. Thus, the "footprint" of the mainframe is a mere 16 square feet of floor space. An inert fluorocarbon liquid circulates in the mainframe cabinet in direct contact with the integrated circuit packages. This liquid immersion cooling technology allows for the small size of the CRAY-2 mainframe and is thus largely responsible for the high computation rates.
7 - Cray Research, Inc.
8 Architecture and design In addition to the cooling technology, the CRAY-2's extremely high processing rates are achieved by a balanced integration of scalar and vector capabilities and a large Common Memory in a multiprocessing environment. The significant architectural components of the CRAY-2 Computer System include four identical Background Processors, 256 million 64-bit words of Common Memory, a Foreground Processor and a maintenance control console. Each of the four identical Background Processors contains registers and functional units to perform both vector and scalar operations. The single Foreground Processor supervises the four Background Processors, while the large Common Memory complements the processors and provides architectural balance, thus assuring extremely high throughput rates. Onsite maintenance is possible via the maintenance control console. Computation section The computation section contains registers and functional units that operate together to execute a program of instructions stored in memory. Computation section characteristics Twos complement integer and signed magnitude floating-point arithmetic Address and arithmetic raisters - Eight 32-bit address W kgisters - Eight 64-bit scalar 61 registers Eight 64-element vector per eiement Address functional units - Addl~bW~t - Multiply Scalar funilotimal unh - Addlsubtract -Shift - Loaical 's; 64 bit Background Processors Each Background Processor consists of a computation section, a control section and a high-speed Local Memory. The computation section performs arithmetic and logical calculations. These operations and the other functions of a Background Processor are coordinated through the control section. Local Memory is used to store temporarily scalar and vector data during computations. Each Local Memory is 16, bit words. 1 7s to and 1 from Control and data paths for one Background Processor are shown in the block diagram (opposite page).
9 -. CRAY-2 system organization Cray Research, Inc.
10 Local Memory Each Background Processor contains 16, bit words of Local Memory. Local Memory is treated as a register file to hold scalar operands during computation. It may also be used for temporary storage of vector segments where these segments are used more than once in a computation in the vector registers. The access time for Local Memory is four clock periods, and accesses can overlap accesses to Common Memory. This Local Memory replaces the B and T registerson the CRAY-1 and is readily available for user jobs. One application is for small matrices. Control section Each Background Processor contains an identical independent control section of registers and instruction buffers for instruction issue and control. I Memory 16284fiW&WE% Each Background Processor has a 64-bit real-time clock, These clocks and the Foreground Processor real-time clock are synchronized at system start-up and are advanced by one count in each clock period. Background Pro.cessor intercammunication Synchronizationof two or more Background Processors cooperating on a single job is achieved through use of one of the eight Semaphore flags shared by the Background Processors. These flags are one-bit registers providing interlocks for common access to shared memory fields, A Background Processor is assigned access to one Semaphore flag by a field in the Status register. The Background Processor has instructions to test and branch,mt and clear a Semaphore flag.
11 Common Memory One of the primary technological advantages of the CRAY-2 Computer System is its extremely large directly addressable Common Memory. Featuring 268,435,456 words, this Common Memory is significantly larger than that offered on any other commercially available computer system. It allows the individual user to run programs that would be impossible to run on any other system. It also enhances multiprogramming by allowing an exponential increase in the number of jobs that can reside concurrently In memory (that is, that can be multiprogrammed). Common Memory is arranged in four quadrants of 32 banks each, for a total of 128 banks. A word of memory cons~sts of 64 data bits and 8 error correction bits (SECDED). Thls memory IS shared by the Foreground Processor, Background Processors and peripheral equipment controllers. Each bank of memory has an independent data path to each of the four Common Memory ports. Each bi-directional Common Memory port connects to a Background Processor and a foreground communications channel. Total memory bandwidth is 64 gigabits or 1 billion words per second. Foreground Processor and I/O section The Foreground Processor supervises overall system activity among the Foreground Processor, Background Processors, Common Memory and peripheral controllers. System communication occurs through four high-speed synchronous data channels. Firmware control programs for normal system operation and a set of diagnostic routines for system maintenance are integral to the Foreground Processor. Control circuitry for external devices is also located within the CRAY-2 mainframe. Foreground communication channels The Foreground Processor is connected to four 4-gigabit communication channels. These channels link the Background Processors, Foreground Processor, peripheral controllers and Common Memory. Each channel connects one Background Processor, one group of peripheral controllers, one Common Memory port and the Foreground Processor. Data traffic travels directly between controllers and Common Memory. Common Memory characteristics 256 million words 0 64 data bits, 8 error correct~on b~ts per word 128 banks; 2 million words per bank Cl Dynamic MOS memory technology Cray Research, Inc.
12 CRAY-2 technology 2Technological innovations on the CRAY-2 include the use of liquid immersion cooling and the eight-layer, three-dimensional modules.. Liquidimmersion cooling Effective cooling techniques are central to the design of high-speed computational systems. Densely packed components result in shorter signal paths, thus contributing to higher speeds. Traditionally, the tradeoff has been lower reliability due to increased operating temperatures, but this is no longer a limitation. The liquid immersion cooling technology used by the CRAY-2 is a breakthrough in the design of cooling systems for large-scale computers. It places the cooling medium in direct contact with the components to be cooled, thus efficiently reducing and stabilizing the operating temperature and increasing system reliability. The CRAY-2 mainframe operates in a cabinet filled with a colorless, odorless, inert fluorocarbon fluid. The fluid is nontoxic and nonflammable, and has high dielectric (insulating) properties. It also has high thermal stability and outstanding heat transfer properties. The coolant flows through the module circuit boards at a velocity of one inch per second and is in direct contact with the integrated circuit packages and power supplies. Liquidimmersion cooling characteristics 0 The key to denselv ~acked electronics - Room temperatufe.cooling ranges -Accompanying stand pipe and reservoir - Shell and tube heat exchange 0 Chilled water cooling 0 Fluorocarbon fluid - Colorless - Odorless - Inert: nontoxic and nonflammable -High insulant properties - High thermal stability - High heat transfer capacity
13 I Cray Research, Inc.
14 Module technology design - The CRAY-2 hardware is constructed of synchronous networks of binary circuits. These circuits are packaged in 320 pluggable modules, each of which contains approximately 750 integrated circuit packages. Total integrated circuit population in the system is approximately 240,000 chips, nearly 75,000 of which are memory. The pluggable modules are three-dimensional structures with an 8 x 8 x 12 array of circuit packages. Eight printed circuit boards form the module structure. Circuit interconnections are made in all three dimensions within the module. Each module measures 1 x 4 x 8 inches, weighs 2 pounds, consists of approximately 40% integrated circuits by volume and consumes 300 to 500 watts of power. The CRAY-2 Common Memory consists of 128 memory banks with two million words per bank. Each memory bank occupies a circuit module. CRAY-2 logic networks are constructed of 16-gate array integrated circuits packaged in three-dimensional structures.
15 CRAY-2 reliability A notable increase in reliability is another benefit of the immersion cooling technology. All components rapidly d~ssipate heat to the flu~d, thus preventing high chip temperatures. These chip temperatures are substantially lower than those achieved by other types of cooling and result in significantly reduced chip failure rates. Efficient heat dissipation also prevents destructive thermal shocks that might result from large temperature differentials and fluctuations. In addition, a fifteen-to-one decrease in module count per CPU from the CRAY-1 and a ten-to-one reduction In memory module count enhance failure isolation, producmg a corresponding increase in maintenance efficiency. CRAY-2 maintenance If a module should fail, effective and timely maintenance is a routine operation. Diagnostic software quickly isolates the problem to the failing module. The immersion fluid is quickly pumped into the reservoir adjacent to the mainframe. The front panel is easily removed for ready access to the module, which can then be replaced. The front panel is then reinstalled and the fluid quickly returned to the mainframe. The entire operation requires only a few minutes. Once the system is restarted, further diagnosis and repair of the faulty module can occur on site. Cray Research, Inc.
16 - - CRAY-2 software Cray Research has made a major commitment to the development of a comprehensive and useful user environment through an aggressive software development program. The CRAY-2 Computer System comes with state-of-the-art software including an operating system based on AT&T UNlX System V, an automatic vectorizing FORTRAN compiler, a comprehensive set of utilities and libraries and a C language compiler. The software has extensive development objectives beyond initial deliveries, including expanded networking capabilities and application program migration. The choice of an operating system based on UNlX provides the CRAY-2 user with a well-defined program development environment joined with the advanced computational power of the CRAY-2. The user can access the power of the system through the FORTRAN compiler (CFT) and the optimizing library routines. CFT is a proven compiler that performs automatic vectorization and will conform to the ANSI X FORTRAN 77 standard. proven UNlX System V and enhanced to frt the large-scale scientific computer environment ~fi, a vectorizing and optirnlzing FORTRAN compller An optimrzed FORTRAN mathematical and I10 subroutine lrbrary A scient~fic subroutme l~brary optirnrzed for the CRAY-2 A multitaskrng lrbrary that allows user partitioning of an application Into concurrently executrng tasks A w~devariety of system utilit~es to support the needs of interactive and batch processing A C language compiler that supports the needs of system sofhvare wrltten In C language CAL, the CRAY macro assembler, that provrdes access to all CRAY-2 instructions CRAY-2 Operating System The CRAY-2 Operating System is based on UNlX System V, an operating system developed by AT&T Bell Laboratories. In recent years, versions of UNlX have become available on many different computer systems. UNlX is written in a high-level language called C and contains a kernel and a large, diverse set of utilities and library programs. The kernel is the heart of the system. It has a simple, well-constructed and clean structure with short and efficient software control paths. It supports a small number of system call primitives that library and application programs can use together to perform more complex tasks. The kernel is procedure-oriented, encompassing many processes that dynamically share a common data area used to control the operation of the CRAY-2 system. The system is oriented towards an interactive environment with a hierarchical file structure. This structure features directories, user ownership and file protectionlprivacy. The kernel of the CRAY-2 O~eratinn Svstem has been substantially enhanced in thearias of I10 processing and in the efficient use of very large data files. Other significant enhancements include support for asynchronous 110, improved file system reliability, multiprocessing and user multitasking. Users may initiate asynchronous processes to communicate with one another and to pass data between them. A variety of command structures (shells) are possible. The CRAY-2 Operating System offers a standard shell; others may be created to provide different command interfaces for the users. A batch processing capability is provided for efficient use of the system by large, long-running jobs. The operating system supports high-level languages (including FORTRAN and C) and the mechanrsm to deliver a common operating system environment across a variety of interconnected computer systems. It delivers the ultimate in computational performance poss~ble on the CRAY-2.
17 CRAY -2 FORTRAN Compiler and ) Libraries The CRAY-2 FORTRAN compiler, CFT Version 2, is based on CFT, the highly successful CRAY-1 compiler that was the first in the industry to automatically vectorize codes. CFT Version 2 automatically vectorizes inner DO-loops, provides normal program optimization and exploits many of the unique features of the CRAY-2 architecture. It does this without sacrificing high compilation rates. The compiler and FORTRAN library offer current Cray customers a high level of source code compatibility by making available FORTRAN extensions, compiler directives and library interfaces available on other Cray Research products. The FORTRAN library and a library of highly optimized scientific subroutines enable the user to take maximum advantage of the architecture of the hardware. The I10 library provides the FORTRAN user with convenient and efficient use of external devices at maximum data rates for large files. Multitasking Multitasking is a feature that allows two or more parts of a program to be executed in parallel. This results in substantial throughput improvements over serially executed programs. The performance improvements are in proportion to the number of tasks that can be constructed for the program and the number of Background Processors that can be applied to these separate tasks. In conjunction with vectorization and large memory support, a flexible multitasking capability provides a major performance step in large-scale scientific computing. The user interface to the CRAY-2 multitasking capability is a set of FORTRAN-callable library routines that are compatible with similar routines available on other Cray products. CRAY-2 FORTRAN features 0 ANSI standard compiler Automatic optimization of code - Vectorizes inner loops - Uses Local Memory Portability of application codes is a primary goal Very high compilation rates 0 Library routines -Scientific library - I10 library 1 - Multitasking library C Language The C programming language is a high-level language used extensively in the creation of the CRAY-2 Operating System and the majority of the utility programs that comprise the system. It is a modern computer language that is available on processors ranging from microcomputers to mainframe computers and now to Cray computers. C is useful for a wide range of applications and system-oriented programs. The availability of C complements the scientific orientation of FORTRAN. Utilities A useful and appropriate set of software tools assrst both interactive and batch users in the efficient use of the system. Operational support facilities enable proper management of the system. CAL The CRAY-2 Assembler, CAL Version 2, provides a powerful macro assembly language that allows the user to take advantage of all CRAY-2 instructions, while using an instruction syntax and macro capability that is similar to the CRAY-1 assembler. Cray Research, Inc.
18 Applications The CRAY-2 Computer System prov~des balanced performance for computatronally rntensrve large-scale apphcatlons. Generatrng solutrons to many rmportant problem classes depends heavily on the number of data pornts that can be cons~dered and the number of computat~ons that can be performed. The CRAY-2 prov~des substant~al increases over ~ts predecessors wrth respect both to the number of data pornts and the computatron rate. Researchers and engineers real~st~cally can apply the CRAY-2 to problems prev~ously consrdered computat~onally intractable, as well as solvrng more commonplace problems faster and w~th greater accuracy One such appllcatlon IS the srmulatron of phys~cal phenomena - the analysrs and pred~ct~on of the behavror of phys~cal systems through computer modelmg Such srmulat~on IS common In weather forecastmg, arcraft and automot~ve des~gn, energy research, geophys~cal research and selsmrc analys~s The CRAY-2 opens the door to true three-d~mens~onal slmulat~on In a wrde varrety of problem domarns The CRAY-2 also offers a challeng~ng opportun~ty for new solut~ons to appl~catrons In such f~elds as genetrc engrneerlng, art~f~c~al rntellrgence, quantum chem~stry and economlc modelrng Applications a Flutd dynam~cs I Glrcu~t S~mulation and des~gn Structural analysls W Energy research &! Weather forecasttng Atmospheric and aceanrc research a Quantum chem~stry m Art~ficral intelligence Genet~c engrneerrng Signal image processing Molecular dynamlcs Petroleum exploratlan and extractton w Process desrgn a Econom~c modelmg The CRAY-2 offers dramatrc lmprovements In throughput via the balanced explortat~on of large memory, fast vector and scalar computat~on rates and multrprocess~ng Problems w~th prevrously proh~b~trve I10 requrrements can now f ~t In memory Vector~zatron and mult~process~ng promote very hrgh computatlon rates. In pract~cal terms, th~s means that problems prevrously consrdered large-scale become med~um- or even small-scale on the CRAY-2 And problems prevrously consrdered unsolvable or too costly to solve become solvable and economrcally feas~ble w~th the CRAY-2.
19 Offering advanced architecture, advanced technology and advanced software, the CRAY-2 clearly leads the industry in large-scale computing. The CRAY-2 leads in technoiogy by offering the fastest processor clock cycle (4.1 nanoseconds~, the largest memory (256 million words) and four vector and scalar multiprocessing Background Processors. The CRAY-2 leads the industry in computer architecture by applying the fastest or most dense components available and packaging them in three-dimensional modules immersed in liquid coolant. The CRAY-2 leads the industry in software by converting an industry recognized and accepted operating system and tailoring ittofhe needs of large-scale computers, by providing a FORTRAN cornpifar that aubmatically takes advantage of the system architectureandisy offering extensions available to the operating systems that promote efficient use of the system. About Cray Reseam& inc. Cray Research, Inc. was organized in 1972 by Seymour R. Cray, a leading designer of large-scalescientific computers, and by a small group of associates experienced inthe computer industry. The company was formed to desgn, develop, manufacture and market large-capacity, high-speed computers. The first model produced was the CRAY-1 Computer System, Mr. Cray has been a d large scientific computers for more than 25 years. From 1957to 1968, he senred as a director of Control Data Corporatian 4GDC)" ah& was a senior vice president at the time of his resignation in early 1W2. tn that Pime, he was the principal architect in the design and CFwcrJgment of'ttrecdc 1604,6800 and 7'600 Computer Systems. Prior to Ms assachtioin w&h CDCJMr. Cray was employed at the Univac Di~isionrof SperryRand Corporation and its predecessor companies, EngtneerSn~ Research Associates and Remington Rand. Mr. Cray has been the piiinaipal &signer and developer of both the CRAY-1 and the CRAY-2 Gomputer Systems. Today, Cray Research is the mrid leader in supercomputers, with over 100 GRAY-1 and CRAY X-MP systems installed worldwide. The company employs nearly 2500people and operates manufacturing, research, development and administrativefwiljties in Chippewa Falls, Wisconsin and the Minneapolis, Minnesota area. Thecompany has sixteen domestic sales and supportofiiws and eight subsidiary operations in Western Europe, Canada amd Japan.
20 Corporate Headquarters 608 Second Avenue South Minneapolis, MN / MP , Cray Research, Inc. - Domestic sales offices Albuquerque, New Mexico Atlanta, Georgia Beltsville, Maryland Boston, Massachusetts Boulder, Colorado Chicago, Illinois Dallas, Texas Dearborn, Michigan Houston, Texas Laurel, Maryland Los Angeles, California Minneapolis, Minnesota Pittsburgh, Pennsylvania Pleasanton, California Seattle, Washington Tampa, Florida Tulsa, Oklahoma,' Cray Canada lnc. Toronto, Canada - Cray Research France, S.A. Paris, France Cray Research GmbH Munich, West Germany Cray Research Japan, Limited Tokyo, Japan Cray Research (UK) Limited Bracknell, Berkshire, UK E COMPUTER MUSEUM
CONTROL DATA" 3200 Computer system / ~eal Time Applications At this precise moment, events in science and industry are occurring which demand solutions and control. Among these events- in-real-time are
THE NAS KERNEL BENCHMARK PROGRAM David H. Bailey and John T. Barton Numerical Aerodynamic Simulations Systems Division NASA Ames Research Center June 13, 1986 SUMMARY A benchmark test program that measures
Operating Systems 4 th Class Lecture 1 Operating Systems Operating systems are essential part of any computer system. Therefore, a course in operating systems is an essential part of any computer science
SPERRY RAND LJNIVAC" SERIES JNIVAC 9200 AND 9300 SYSTEMS FACTS FIGURES UNIVAC SERIES UNIVAC 9200 and 9300 Systems are the first of a complete new line of high performance computersthe UNIVAC 9000 Series.
Implementing Network Attached Storage Ken Fallon Bill Bullers Impactdata Abstract The Network Peripheral Adapter (NPA) is an intelligent controller and optimized file server that enables network-attached
Chapter 13 Selected Storage Systems and Interface Chapter 13 Objectives Appreciate the role of enterprise storage as a distinct architectural entity. Expand upon basic I/O concepts to include storage protocols.
Operating Systems: Internals and Design Principles, 6/E William Stallings Chapter 11 I/O Management and Disk Scheduling Dave Bremer Otago Polytechnic, NZ 2008, Prentice Hall I/O Devices Roadmap Organization
CSCI 4717/5717 Computer Architecture Topic: Functional View & History Reading: Sections 1.2, 2.1, & 2.3 Function All computer functions are comprised of four basic operations: Data processing Data storage
Application Note 023 Digital Signal Processing Fundamentals D. Koenig Introduction 1 Recent advances in digital signal processing (DSP) technology make it easier for scientists to develop powerful personal
Overview and History of Operating Systems These are the notes for lecture 1. Please review the Syllabus notes before these. Overview / Historical Developments An Operating System... Sits between hardware
Ferdinand Geier ParTec Cluster Competence Center GmbH, V. 1.4, March 2005 Cluster Middleware - An Essential Building Block for Stable and Reliable Compute Clusters Contents: Compute Clusters a Real Alternative
Objectives The Central Processing Unit: What Goes on Inside the Computer Chapter 4 Identify the components of the central processing unit and how they work together and interact with memory Describe how
Programming Logic controllers Programmable Logic Controller (PLC) is a microprocessor based system that uses programmable memory to store instructions and implement functions such as logic, sequencing,
AMD and SAP The AMD/SAP relationship is driven by a mutual desire to provide customers straightforward technology solutions for complex business problems. Through our joint efforts, SAP customers can benefit
Management Challenge Managing Hardware Assets What computer processing and storage capability does our organization need to handle its information and business transactions? What arrangement of computers
Chapter 2 Basic Structure of Computers Jin-Fu Li Department of Electrical Engineering National Central University Jungli, Taiwan Outline Functional Units Basic Operational Concepts Bus Structures Software
Computer Organization & Architecture Lecture #19 Input/Output The computer system s I/O architecture is its interface to the outside world. This architecture is designed to provide a systematic means of
TEST CHAPTERS 1 & 2 OPERATING SYSTEMS True/False Indicate whether the statement is true or false. 1. Changes that you make in virtual machines do not affect your physical computer. 2. The size of a bus
DEGREE PLAN INSTRUCTIONS FOR COMPUTER ENGINEERING Fall 2000 The instructions contained in this packet are to be used as a guide in preparing the Departmental Computer Science Degree Plan Form for the Bachelor's
NATIONAL INSTRUMENTS The Software is the Instrument Application Note 065 Measuring Temperature withthermistors a Tutorial David Potter Introduction Thermistors are thermally sensitive resistors used in
ANL/CP--7 4428 _' DE92 001926 New Tools Using the Hardware Pertbrmaiihe... Monitor to Help Users Tune Programs on the Cray X-MP* D. E. Engert, L. Rudsinski J. Doak Argonne National Laboratory Cray Research
DD Form 1664, APR 89 Previous editions are obsolete Page 1 of 4 Pages 135/123 DATA ITEM DESCRIPTION Form Approved OMB NO.0704-0188 Public reporting burden for collection of this information is estimated
Operating Systems: Internals and Design Principles, 6/E William Stallings Chapter 2 Operating System Overview Dave Bremer Otago Polytechnic, N.Z. 2008, Prentice Hall Roadmap Operating System Objectives/Functions
Tools Page 1 of 13 ON PROGRAM TRANSLATION A priori, we have two translation mechanisms available: Interpretation Compilation On interpretation: Statements are translated one at a time and executed immediately.
A+ Guide to Managing and Maintaining Your PC, 7e Chapter 1 Introducing Hardware Objectives Learn that a computer requires both hardware and software to work Learn about the many different hardware components
Operating Systems for Parallel Processing Assistent Lecturer Alecu Felician Economic Informatics Department Academy of Economic Studies Bucharest 1. Introduction Few years ago, parallel computers could
Operating System for the K computer Jun Moroo Masahiko Yamada Takeharu Kato For the K computer to achieve the world s highest performance, Fujitsu has worked on the following three performance improvements
BUS ARCHITECTURES Lizy Kurian John Electrical and Computer Engineering Department, The University of Texas as Austin Keywords: Bus standards, PCI bus, ISA bus, Bus protocols, Serial Buses, USB, IEEE 1394
What is an Operating System? An operating system (OS) is a collection of software that acts as an intermediary between users and the computer hardware One can view an OS as a manager of system resources
Chapter 2 Logic Gates and Introduction to Computer Architecture 2.1 Introduction The basic components of an Integrated Circuit (IC) is logic gates which made of transistors, in digital system there are
COMPUTER HARDWARE Input- Output and Communication Memory Systems Computer I/O I/O devices commonly found in Computer systems Keyboards Displays Printers Magnetic Drives Compact disk read only memory (CD-ROM)
IT White Paper MANAGING EXTREME HEAT: COOLING STRATEGIES FOR HIGH-DENSITY SYSTEMS SUMMARY As computer manufacturers pack more and more processing power into smaller packages, the challenge of data center
CS222: Systems Programming The Basics January 24, 2008 A Designated Center of Academic Excellence in Information Assurance Education by the National Security Agency Agenda Operating System Essentials Windows
Whether targeted to HPC or embedded applications, Pico Computing s modular and highly-scalable architecture, based on Field Programmable Gate Array (FPGA) technologies, brings orders-of-magnitude performance
Chapter 1: Introduction What is an Operating System? Mainframe Systems Desktop Systems Multiprocessor Systems Distributed Systems Clustered System Real -Time Systems Handheld Systems Computing Environments
C H A P T E R 1 7 Traditional IBM Mainframe Operating Principles WHEN YOU FINISH READING THIS CHAPTER YOU SHOULD BE ABLE TO: Distinguish between an absolute address and a relative address. Briefly explain
The Central Processing Unit: What Goes on Inside the Computer Chapter 4 Objectives Identify the components of the central processing unit and how they work together and interact with memory Describe how
Microcontroller-based experiments for a control systems course in electrical engineering technology Albert Lozano-Nieto Penn State University, Wilkes-Barre Campus, Lehman, PA, USA E-mail: AXL17@psu.edu
Roulette, T., J. Roulette, and S. Pons. Results of ICARUS 9 Experiments Run at IMRA Europe. in Sixth International Conference on Cold Fusion, Progress in New Hydrogen Energy. 1996. Lake Toya, Hokkaido,
in the name of God the compassionate, the merciful notes on MACHINE ARCHITECTURE & LANGUAGE compiled by Jumong Chap. 9 Microprocessor Fundamentals A system designer should consider a microprocessor-based
Synopsys and LANcity LANcity Adopts Design Reuse with DesignWare to Bring Low-Cost, High-Speed Cable TV Modem to Consumer Market What does it take to redesign a commercial product for a highly-competitive
GE Water & Process Technologies Analytical Instruments The Sievers 900 Series TOC Analyzers imagination at work Delivering Next-Generation Ease of Use, Productivity, and Reliability The Sievers* 900 Series
Intended Schedule III. Process Scheduling Date Lecture Hand out Submission 0 20.04. Introduction to Operating Systems Course registration 1 27.04. Systems Programming using C (File Subsystem) 1. Assignment
III. Process Scheduling 1 Intended Schedule Date Lecture Hand out Submission 0 20.04. Introduction to Operating Systems Course registration 1 27.04. Systems Programming using C (File Subsystem) 1. Assignment
Customer Success Story Los Alamos National Laboratory Panasas High Performance Storage Powers the First Petaflop Supercomputer at Los Alamos National Laboratory June 2010 Highlights First Petaflop Supercomputer
Open Architecture Design for GPS Applications Yves Théroux, BAE Systems Canada BIOGRAPHY Yves Théroux, a Project Engineer with BAE Systems Canada (BSC) has eight years of experience in the design, qualification,
Four Keys to Successful Multicore Optimization for Machine Vision White Paper Optimizing a machine vision application for multicore PCs can be a complex process with unpredictable results. Developers need
Mainframe hardware course: Mainframe s internal structure z/os Basic Skills: The mainframe s internal structure Mainframe s internal structure This hardware course introduces you to one model of IBM mainframe
EXECUTIVE WHITE PAPER RevoScaleR Speed and Scalability By Lee Edlefsen Ph.D., Chief Scientist, Revolution Analytics Abstract RevoScaleR, the Big Data predictive analytics library included with Revolution
nc. Application Note 6/2002 8-Bit Software Development Kit By Jiri Ryba Introduction 8-Bit SDK Overview This application note describes the features and advantages of the 8-bit SDK (software development
March 2014 Job Market Intelligence: Report on the Growth of Cybersecurity Jobs Matching People & Jobs Reemployment & Education Pathways Resume Parsing & Management Real-Time Jobs Intelligence Average #
SuperIOr Controller The SuperIOr Controller is a game changer in the world of high speed embedded control. The system combines incredible speed of both control and communication with revolutionary configurable
DEPARTMENT OF COMPUTER SCIENCE & ENGINEERING Question Bank Subject Name: EC6504 - Microprocessor & Microcontroller Year/Sem : II/IV UNIT I THE 8086 MICROPROCESSOR 1. What is the purpose of segment registers
Lecture Handout Computer Architecture Lecture No. 2 Reading Material Vincent P. Heuring&Harry F. Jordan Chapter 2,Chapter3 Computer Systems Design and Architecture 2.1, 2.2, 3.2 Summary 1) A taxonomy of
Advances in Thermal Dispersion Mass Flow Meter Accuracy By Dan McQueen President Fluid Components International (FCI) Advances in Thermal Dispersion Mass Flow Meter Accuracy By Dan McQueen President Fluid
Basler Line Scan Cameras High-quality line scan technology meets a cost-effective GigE interface Real color support in a compact housing size Shading correction compensates for difficult lighting conditions
SPARC64 VIIIfx: CPU for the K computer Toshio Yoshida Mikio Hondo Ryuji Kan Go Sugizaki SPARC64 VIIIfx, which was developed as a processor for the K computer, uses Fujitsu Semiconductor Ltd. s 45-nm CMOS
Operatin g Systems: Internals and Design Principle s Chapter 11 I/O Management and Disk Scheduling Seventh Edition By William Stallings Operating Systems: Internals and Design Principles An artifact can
Points missed: Student's Name: Total score: /100 points East Tennessee State University Department of Computer and Information Sciences CSCI 4717 Computer Architecture TEST 2 for Fall Semester, 2006 Section
(19) (12) EUROPEAN PATENT SPECIFICATION (11) EP 1 08 414 B1 (4) Date of publication and mention of the grant of the patent: 04.03.09 Bulletin 09/ (1) Int Cl.: G06F 11/14 (06.01) (21) Application number:
CHAPTER 15: Operating Systems: An Overview The Architecture of Computer Hardware, Systems Software & Networking: An Information Technology Approach 4th Edition, Irv Englander John Wiley and Sons 2010 PowerPoint
3 SOFTWARE AND PROGRAMMING LANGUAGES 3.1 INTRODUCTION In the previous lesson we discussed about the different parts and configurations of computer. It has been mentioned that programs or instructions have
Introduction MICROPROCESSOR AND MICROCOMPUTER BASICS At present there are many types and sizes of computers available. These computers are designed and constructed based on digital and Integrated Circuit
What You Will Learn... Computers Are Your Future Chapter 6 Understand how computers represent data Understand the measurements used to describe data transfer rates and data storage capacity List the components
Basic Concepts of Information Technology (IT) Objectives Define Computer and Identify the Four Basic Computing Functions Identify the Different Types of Computers Describe Hardware Devices and Their Uses
Fibre Channel Overview from the Internet Page 1 of 11 Fibre Channel Overview of the Technology Early History and Fibre Channel Standards Development Interoperability and Storage Storage Devices and Systems
Computer Organization and Architecture Designing for Performance Ninth Edition William Stallings International Edition contributions by R. Mohan National Institute of Technology, Tiruchirappalli PEARSON
Fondamenti su strumenti di sviluppo per microcontrollori PIC MPSIM ICE 2000 ICD 2 REAL ICE PICSTART Ad uso interno del corso Elettronica e Telecomunicazioni 1 2 MPLAB SIM /1 MPLAB SIM is a discrete-event
Computer Engineering Unit Value 3.0 (typically 180 hours for a full-time course) This standard unit is primarily for use by the Technical Institutes when operating the following Courses : Diploma in Computer
Types Of Operating Systems Date 10/01/2004 1/24/2004 Operating Systems 1 Brief history of OS design In the beginning OSes were runtime libraries The OS was just code you linked with your program and loaded
(DSF) Soft Core Prozessor NIOS II Stand Mai 2007 Jens Onno Krah Cologne University of Applied Sciences www.fh-koeln.de firstname.lastname@example.org NIOS II 1 1 What is Nios II? Altera s Second Generation
Rapidly Growing Linux OS: Features and Reliability V Norio Kurobane (Manuscript received May 20, 2005) Linux has been making rapid strides through mailing lists of volunteers working in the Linux communities.
Overview The CPU with a medium program memory and quantity framework High processing performance in binary and floating-point arithmetic Used as a central controller on production lines with central and
PART B QUESTIONS AND ANSWERS UNIT I 1. Explain the architecture of 8085 microprocessor? Logic pin out of 8085 microprocessor Address bus: unidirectional bus, used as high order bus Data bus: bi-directional
White Paper Universal Flash Storage: Mobilize Your Data Executive Summary The explosive growth in portable devices over the past decade continues to challenge manufacturers wishing to add memory to their