INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATION ENGINEERING & TECHNOLOGY (IJECET)

Size: px
Start display at page:

Download "INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATION ENGINEERING & TECHNOLOGY (IJECET)"

Transcription

1 INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATION ENGINEERING & TECHNOLOGY (IJECET) International Journal of Electronics and Communication Engineering & Technology (IJECET), ISSN 0976 ISSN (Print) ISSN (Online) Volume 4, Issue 6, November - December, 2013, pp IAEME: Journal Impact Factor (2013): (Calculated by GISI) IJECET I A E M E DESIGN AND IMPLEMENTATION OF A MULTIPROCESSORS TELEPHONE EXCHANGE Yamaan E. Majeed Ahmed K. Hassan S. N. Abdullah University of baghdad University of baghdad CMC ABSTRACT The objective of this research is to design and implement a multi-processors control system to control a telephone exchange. Ten processors used to design the multi-processors control part. Each processors will control 100 subscribers forming a small telephone exchange (node), the ten processors will manage the operation of 1000 subscribers in total. Each telephone exchange control unit will work as multi-processes and the whole system will work as multiprocessors telephone exchange. A small model for the proposed system has been implemented, the model consists from two nodes (small telephone exchanges), each node has two subscribers and space division switch unit has been used with 25 calls can carried on at once. The control unit was implemented using ATMEL 89C51 microcontroller with several 74xxx IC series. The message passing technique used to communicate between the nodes with special protocol. Finally the implemented model has been tested and worked successfully. Keywords: Multiprocessors, Telephone Exchanges, Cluster, Control Unit, Microcontroller. 1. INTRODUCTION After the invention of the telephone set, its capabilities had been limited to communicate with one destination device only. When the number of telephone sets increased to N it was illogically to exist N wire pairs from the source telephone to N telephone destinations. If there is a center point collects all the telephone lines and provides a mechanism of connecting two telephone sets with only one wire pair a term Telephone Exchange was presented. The first telephone exchange was manually selected the destination telephone set, then after that automatic version was presented but was electromechanical machine. During 1960 s electronic version of telephone exchange presented with Stored Program Control (SPC) and semiconductor components, the development still until today with new versions providing many services and features. 49

2 This research can be divided to: 1-Introduction, 2-Related work, 3- Multiprocessors Theory, 4- The Proposed Work, 5-Telephone Exchange Software Fundamentals, 6-Conclusion. 2. RELATED WORKS Arkan J.Yacoub designed and implemented a non-blocking digital PABX. This switching system used digital switching technique. The switching is done on time based by allocating time slots for each subscriber on a common pulse code modulation (PCM) high way. The controller of this PABX is the hp503a microprocessor system. [Arkan J.Yacoub, 1985] Richard Newman designed a telephone exchange (PABX) for home in which all the telephone sets in home can share the C.O. line. This exchange was designed to work with home environment that commercial exchange can not support. [Richard Newman, 1994] Faris A. AL-katib designed and implemented a PABX that has maximum capacity of 16 internal lines and 4 external lines. This PABX uses the space division switching technique and stored program control. This PABX is controlled by either a PC through an interfacing board or by a single chip 8031 microcontroller with an external EPROM for program storage [Faris A. Al-Katib, 1999]. Nabel Sabah AL- Dahan designed and implemented a non-blocking digital PABX based on the use of time division multiplexing of digitally encoded voice signals (TDM PCM). [Nabil Sabah Al- Dahan, 2003] The previous related works focused on using one processor (controller) controlling unit, analogue or digital switch, if they like to increase the capacity of exchange by increasing both the capacity of switch and the speed of processor and all the telephone exchanges previously mentioned were PBXs. 3. MULTIPROCESSORS THEORY In the field of multiprocessors there are four categories classified according to Flyn which are: [William Stallings, 2004] Single instruction single data (SISD) stream: a single processor executes a single instruction stream to operate on data stored in a single memory. Uniprocessors fall into this category. Single instruction multiple data (SIMD) stream: a single machine instruction controls the simultaneous execution of a number of processing elements on a lockstep basis. Each processing element has an associated data memory, so that each instruction is executed a different set of data by the different processors. Vector and array processors fall into this category. Multiple instruction single data (MISD) stream: a sequence of data is transmitted to a set of processors, each of which executes a different instruction sequence. This structure is not commercially implemented. Multiple instruction multiple data (MIMD) stream: a set of processors simultaneously execute different instruction sequences on different data sets. SMPs, clusters, and NUMA systems fit into this category. In MIMD if the processors share a common memory then each processor accesses programs and data stored in the shared memory and processors communicate with each other via that memory, this type of processors called Symmetric Multiprocessor (SMP). A collection of independent uniprocessors or SMP may be interconnected to form a cluster. 3.1 Symmetric Multiprocessors Fig.1 depicts in general terms the organization of a multiprocessor system. There are two or more each processor is self contained, including a control unit, ALU, registers, and typically, one or more levels of cache. Each processor has access to a shared main memory and the I/O devices 50

3 through some form of interconnection mechanism. The processors can communicate with each other through memory. The memory is often organized so that multiple simultaneous accesses to separate blocks of memory are possible. In some configurations, each processor may also have its own private main memory and I/O channels in addition to the shared resources [William Stallings, Hesham El- Rewini and Mostafa Abd El-Barr, 2004, 2005]. Fig Cluster One of the hottest new areas in computer system design is clustering or message passing. A cluster can be defined as a group of interconnected, whole computers working together as a unified computing resource that can create the illusion of being one machine. Each computer in a cluster is typically referred to as a node. Fig.2 clustering block diagram. [William Stallings, Hesham El- Rewini and Mostafa Abd El-Barr, 2004, 2005]. To design the multiprocessors control system of the telephone exchange based on MIMD a comparison between SMP and cluster must be done to find out the best one. 4. THE PROPOSED WORK Fig.2 The proposed work is to design medium module (complete exchange) with 100 subscribers as a shelf in a cabinet. By adding 10 shelves in one cabinet a telephone exchange of 1000 subscribers will be presented. By connecting N cabinets together a new telephone exchange of Nx1000 subscribers will be presented(n depends on the cost of the switch unit in which there is a compromisation between the cost and the numbers of successive calls (non blocking calls)carried on 51

4 at once). Increasing number of shelves or cabinets (increasing the exchange capacity) is governed by the customer need. Fig. 3 shows a block diagram of proposed work. Also when an old limited service and capacity telephone exchange want to be replaced with a new one with new services and features instead of throwing it away the proposed work suggest to connect many of those old telephone exchange using suitable algorithms to produce new one with large capacity and modified features and can be used by subscribers in the same area or out side it(country side) this can reduce the cost of manufacturing new telephone exchange only pay for modifications of the exciting system. The proposed work suggests connecting independent multiple medium telephone exchange together to form large telephone exchange, each one has its own controller and switch matrix, SMP is less reliable to implement this control unit because SMP communicate through common memory in which a failure in this memory failed in the whole system. Cluster successes in the comparison because it is convenient to the proposed work requirement. 5. DIFFERENCES BETWEEN NO.5 ESS(ELECTRONIC SWITCHING SYSTEM) AND PROPOSED WORK In NO.5 ESS there is one large switch module serving all SLICs and trunks but in proposed work switch module is divided to N of small switches. There is a small switch module in each shelf serving SLICs and trunks. In NO.5 ESS subscribers divided to groups. Each group has High Way (HW) communication line connected to switch module. If this HW failed, only this group is out of service and the whole exchange work properly well. But if the large switch module is failed, all the groups are out of service. In proposed work also the subscribers divided to groups. Each group has its small switch module, if failure in one group (shelf) is happened, the whole exchange (cabinet) work properly well. In NO.5 ESS a failure in switch module of the exchange, all the subscribers are out of services but the proposed work overcome this problem by implementing the switch unit from 10 small independent switch units failure in one small switch unit, only that group is out of service. Control module of NO.5 ESS is faster (may be 386 and higher) but it costs a lot because of control module needs higher technology implementation for PCB board (four layers PCB) to work on higher clock rate bus with minimum noise, also interfacing board is complex. For proposed work, controller is slower than in NO.5 ESS using ATMEL 89C51 microcontroller(industrial type) which can serve maximum of 200 subscribers if using 12MHz crystal. The implementation of PCB board for controller module needs lower technology (commercial methods) and the results are acceptable with lower cost. Fig. 3 shows a block diagram of the proposed multiprocessors telephone exchange. Each switch matrix has 10 free speech paths seized for multi-switches connections; each controller has a switch (multiplexer) enabling it to communicate with other controllers using half duplex method. The default position of multiplexer is (S1=0, S0=0) enabling the controller in receiving mode. If a subscriber in exchange 1 like to communicate with subscriber in exchange 2,controller 1 be in the transmitting mode and controller 2 is in the receiving mode (default mode) free speech path seized for them and a link established between them ( both the switches and controllers) and the telephone call is carried out until the conversation is ended. Fig. 4 shows multiprocessors communication. 52

5 Fig.3 Fig.4 6. TELEPHONE EXCHANGE SOFTWARE If the telephone exchange has N subscribers, then to make the controller executes N subscribers program one at a time the polling method is used in this work and each subscriber program divided to M states. First of all, each subscriber has a memory location in RAM, therefore if there are 100 subscribers, 100 memory locations for subscribers are needed and 10 locations for trunks(if we have 10 trunk lines), the total is 110 memory locations needed. Each memory location contains 8 bit word length and can be divided as shown in Fig.5. Fig.5 53

6 7. TELEPHONE EXCHANGE MAIN PROGRAM Main program of telephone exchange can be divided to four parts (see Fig.6): Part one: Describes the initialization of the telephone exchange. This part is executed only once. Giving initial values for relays in Trunks & SLICs open all cross points of switches matrices and initializes serial port communication. Part two: Describes the polling program which enables the controller from serving N subscribers one at a time. Part three: Describes the subscriber program. Each subscriber program divided to M states, and each state is a subroutine. Part four: Describes trunk program. Controller jump to these Trunk subroutines when outcall detected or when inner station (subscriber) likes to make outcall. Initializing Program initializes SLICs, Trunks and switch matrices. Polling Program in which each subscriber seized a memory location. If 100 subscribers telephone exchange then there are 100 locations for 100 subscribers, an external memory is used. Fig.7 shows polling flowchart The content of each location (K) is representing the instantaneous value of subscriber state, by using a polling program a subscriber will be taken at a time by increasing the value of subscriber counter (I) and the controller will read the instantaneous state of that subscriber then jump to addressed subroutine(isj) to execute that state, after that,the controller will update the instantaneous state then increase subscriber counter (I) to take the next subscriber and the previous procedure will be repeated. In Fig.5 the flow chart for making a call has been shown, by using polling technique, 100 subscribers can be served simultaneously. This flowchart can be divided to states. Each state is a subroutine with a label of ISJ (I=subscriber counter, S=state, J=state counter), all those subroutines are applicable for each subscriber. Trunk program drives the trunk module and support the telephone exchange to communicate with outside world. Fig.6 54

7 Fig.7 8. CONCLUSION The complete hardware and software design of the multiprocessors telephone exchange has been presented. Two basic modules have been implemented in two separated boards (two shelves). In each basic module, 2 SLICs from 100 SLICs have been implemented and the software program can scan 100 subscribers. 74xxx ICs series are used because they are simple and cheap. The Implementation of the basic module is done using bread board, some time errors occurred because bread board is not suitable for high clock rates. To make the telephone exchange serve N subscribers simultaneously the polling technique is selected, interrupt technique not used because the technique adds complexity to the hardware. The difficulty of using interrupt that each subscriber must has a counter to give required time of DT or RBT usage periods, so if 100 subscribers means that 100 counter (100 IC) it is costly. Also each counter has one interrupt pin or two so to generate 100 interrupts, interrupt pin must be expanded by using logic circuits to generate both interrupt vector and also interrupt signal. Comparing the proposed worked with ZTEJ10 telephone exchange and the result were as follows: Turn off the switch unit or the controller of ZTEJ10 the subscribers have no services any more but when turn off the switch unit or controller of the proposed work only that small exchange has been out services. The protocol suggested tested and worked with successful result. 55

8 REFERENCES 1. Arkan J.Yacoub, Digital Switching Telephone System, M.Sc. Thesis submitted to the collage of Engineering, University of Baghdad, R. Newman, The Personal PBX, the Computer Applications Journal, July B. Hammodee, Design of a Programmable PABX, M.Sc. Thesis submitted to the college of Engineering, University of Baghdad, Faris A. Al-Katib, Design and Implementation of a User Programmable PABX, M.Sc. Thesis submitted to the college of Engineering, University of Baghdad, N. Sabah Al- Dahan, Design and Implementation of a Digital PABX, M.Sc. Thesis submitted to the college of Engineering, University of Baghdad, William Stallings, Computer Organization and Architecture Design for Performance, sixth edition, Prentice Hall, Hesham El-Rewini and Mostafa Abd El-Barr, Advanced Computer Architecture and Parallel Processing, John Wiley & Sons, Krishnakumar S and Srinivasan R, Securing Tesla Broadcast Protocol with Diffie-Hellman Key Exchange, International Journal of Computer Engineering & Technology (IJCET), Volume 4, Issue 1, 2013, pp , ISSN Print: , ISSN Online: L.Malathi and Dr.R.K.Gnanamurthy, A Novel Cluster Based Routing Protocol with Lifetime Maximizing Clustering Algorithm, International Journal of Computer Engineering & Technology (IJCET), Volume 3, Issue 2, 2012, pp , ISSN Print: , ISSN Online:

How To Understand The Concept Of Circuit Switching

How To Understand The Concept Of Circuit Switching Module 2 Communication Switching Lesson 2 Circuit Switching INSTRUCTIONAL OBJECTIVES GENERAL This lesson is aimed at developing the concept and application of circuit switching which is a very important

More information

Lecture 23: Multiprocessors

Lecture 23: Multiprocessors Lecture 23: Multiprocessors Today s topics: RAID Multiprocessor taxonomy Snooping-based cache coherence protocol 1 RAID 0 and RAID 1 RAID 0 has no additional redundancy (misnomer) it uses an array of disks

More information

Introduction to Cloud Computing

Introduction to Cloud Computing Introduction to Cloud Computing Parallel Processing I 15 319, spring 2010 7 th Lecture, Feb 2 nd Majd F. Sakr Lecture Motivation Concurrency and why? Different flavors of parallel computing Get the basic

More information

Lecture 2 Parallel Programming Platforms

Lecture 2 Parallel Programming Platforms Lecture 2 Parallel Programming Platforms Flynn s Taxonomy In 1966, Michael Flynn classified systems according to numbers of instruction streams and the number of data stream. Data stream Single Multiple

More information

UNIT 2 CLASSIFICATION OF PARALLEL COMPUTERS

UNIT 2 CLASSIFICATION OF PARALLEL COMPUTERS UNIT 2 CLASSIFICATION OF PARALLEL COMPUTERS Structure Page Nos. 2.0 Introduction 27 2.1 Objectives 27 2.2 Types of Classification 28 2.3 Flynn s Classification 28 2.3.1 Instruction Cycle 2.3.2 Instruction

More information

Computer Systems Structure Input/Output

Computer Systems Structure Input/Output Computer Systems Structure Input/Output Peripherals Computer Central Processing Unit Main Memory Computer Systems Interconnection Communication lines Input Output Ward 1 Ward 2 Examples of I/O Devices

More information

Computer Architecture TDTS10

Computer Architecture TDTS10 why parallelism? Performance gain from increasing clock frequency is no longer an option. Outline Computer Architecture TDTS10 Superscalar Processors Very Long Instruction Word Processors Parallel computers

More information

LSN 2 Computer Processors

LSN 2 Computer Processors LSN 2 Computer Processors Department of Engineering Technology LSN 2 Computer Processors Microprocessors Design Instruction set Processor organization Processor performance Bandwidth Clock speed LSN 2

More information

Chapter 2 Logic Gates and Introduction to Computer Architecture

Chapter 2 Logic Gates and Introduction to Computer Architecture Chapter 2 Logic Gates and Introduction to Computer Architecture 2.1 Introduction The basic components of an Integrated Circuit (IC) is logic gates which made of transistors, in digital system there are

More information

CMSC 611: Advanced Computer Architecture

CMSC 611: Advanced Computer Architecture CMSC 611: Advanced Computer Architecture Parallel Computation Most slides adapted from David Patterson. Some from Mohomed Younis Parallel Computers Definition: A parallel computer is a collection of processing

More information

MICROPROCESSOR. Exclusive for IACE Students www.iace.co.in iacehyd.blogspot.in Ph: 9700077455/422 Page 1

MICROPROCESSOR. Exclusive for IACE Students www.iace.co.in iacehyd.blogspot.in Ph: 9700077455/422 Page 1 MICROPROCESSOR A microprocessor incorporates the functions of a computer s central processing unit (CPU) on a single Integrated (IC), or at most a few integrated circuit. It is a multipurpose, programmable

More information

Telecommunications Switching Systems (TC-485) PRACTICAL WORKBOOK FOR ACADEMIC SESSION 2011 TELECOMMUNICATIONS SWITCHING SYSTEMS (TC-485) FOR BE (TC)

Telecommunications Switching Systems (TC-485) PRACTICAL WORKBOOK FOR ACADEMIC SESSION 2011 TELECOMMUNICATIONS SWITCHING SYSTEMS (TC-485) FOR BE (TC) PRACTICAL WORKBOOK FOR ACADEMIC SESSION 2011 TELECOMMUNICATIONS SWITCHING SYSTEMS (TC-485) FOR BE (TC) Department of Electronic Engineering NED University of Engineering and Technology, Karachi LABORATORY

More information

Microcontroller Based Low Cost Portable PC Mouse and Keyboard Tester

Microcontroller Based Low Cost Portable PC Mouse and Keyboard Tester Leonardo Journal of Sciences ISSN 1583-0233 Issue 20, January-June 2012 p. 31-36 Microcontroller Based Low Cost Portable PC Mouse and Keyboard Tester Ganesh Sunil NHIVEKAR *, and Ravidra Ramchandra MUDHOLKAR

More information

Computer Network. Interconnected collection of autonomous computers that are able to exchange information

Computer Network. Interconnected collection of autonomous computers that are able to exchange information Introduction Computer Network. Interconnected collection of autonomous computers that are able to exchange information No master/slave relationship between the computers in the network Data Communications.

More information

PCI Express Overview. And, by the way, they need to do it in less time.

PCI Express Overview. And, by the way, they need to do it in less time. PCI Express Overview Introduction This paper is intended to introduce design engineers, system architects and business managers to the PCI Express protocol and how this interconnect technology fits into

More information

INTERNATIONAL JOURNAL OF ADVANCED RESEARCH IN ENGINEERING AND TECHNOLOGY (IJARET) BUS TRACKING AND TICKETING SYSTEM

INTERNATIONAL JOURNAL OF ADVANCED RESEARCH IN ENGINEERING AND TECHNOLOGY (IJARET) BUS TRACKING AND TICKETING SYSTEM INTERNATIONAL JOURNAL OF ADVANCED RESEARCH IN ENGINEERING AND TECHNOLOGY (IJARET) International Journal of Advanced Research in Engineering and Technology (IJARET), ISSN ISSN 0976-6480 (Print) ISSN 0976-6499

More information

Lizy Kurian John Electrical and Computer Engineering Department, The University of Texas as Austin

Lizy Kurian John Electrical and Computer Engineering Department, The University of Texas as Austin BUS ARCHITECTURES Lizy Kurian John Electrical and Computer Engineering Department, The University of Texas as Austin Keywords: Bus standards, PCI bus, ISA bus, Bus protocols, Serial Buses, USB, IEEE 1394

More information

Scalability and Classifications

Scalability and Classifications Scalability and Classifications 1 Types of Parallel Computers MIMD and SIMD classifications shared and distributed memory multicomputers distributed shared memory computers 2 Network Topologies static

More information

CSE2102 Digital Design II - Topics CSE2102 - Digital Design II

CSE2102 Digital Design II - Topics CSE2102 - Digital Design II CSE2102 Digital Design II - Topics CSE2102 - Digital Design II 6 - Microprocessor Interfacing - Memory and Peripheral Dr. Tim Ferguson, Monash University. AUSTRALIA. Tel: +61-3-99053227 FAX: +61-3-99053574

More information

Design of a High Speed Communications Link Using Field Programmable Gate Arrays

Design of a High Speed Communications Link Using Field Programmable Gate Arrays Customer-Authored Application Note AC103 Design of a High Speed Communications Link Using Field Programmable Gate Arrays Amy Lovelace, Technical Staff Engineer Alcatel Network Systems Introduction A communication

More information

Multiplexing on Wireline Telephone Systems

Multiplexing on Wireline Telephone Systems Multiplexing on Wireline Telephone Systems Isha Batra, Divya Raheja Information Technology, Dronacharya College of Engineering Farrukh Nagar, Gurgaon, India ABSTRACT- This Paper Outlines a research multiplexing

More information

CHAPTER 7: The CPU and Memory

CHAPTER 7: The CPU and Memory CHAPTER 7: The CPU and Memory The Architecture of Computer Hardware, Systems Software & Networking: An Information Technology Approach 4th Edition, Irv Englander John Wiley and Sons 2010 PowerPoint slides

More information

Computer Performance. Topic 3. Contents. Prerequisite knowledge Before studying this topic you should be able to:

Computer Performance. Topic 3. Contents. Prerequisite knowledge Before studying this topic you should be able to: 55 Topic 3 Computer Performance Contents 3.1 Introduction...................................... 56 3.2 Measuring performance............................... 56 3.2.1 Clock Speed.................................

More information

Computer Organization & Architecture Lecture #19

Computer Organization & Architecture Lecture #19 Computer Organization & Architecture Lecture #19 Input/Output The computer system s I/O architecture is its interface to the outside world. This architecture is designed to provide a systematic means of

More information

Microtronics technologies Mobile: 99707 90092

Microtronics technologies Mobile: 99707 90092 For more Project details visit: http://www.projectsof8051.com/rfid-based-attendance-management-system/ Code Project Title 1500 RFid Based Attendance System Synopsis for RFid Based Attendance System 1.

More information

Client/Server Computing Distributed Processing, Client/Server, and Clusters

Client/Server Computing Distributed Processing, Client/Server, and Clusters Client/Server Computing Distributed Processing, Client/Server, and Clusters Chapter 13 Client machines are generally single-user PCs or workstations that provide a highly userfriendly interface to the

More information

Implementing a Digital Answering Machine with a High-Speed 8-Bit Microcontroller

Implementing a Digital Answering Machine with a High-Speed 8-Bit Microcontroller Implementing a Digital Answering Machine with a High-Speed 8-Bit Microcontroller Zafar Ullah Senior Application Engineer Scenix Semiconductor Inc. Leo Petropoulos Application Manager Invox TEchnology 1.0

More information

COMPUTER HARDWARE. Input- Output and Communication Memory Systems

COMPUTER HARDWARE. Input- Output and Communication Memory Systems COMPUTER HARDWARE Input- Output and Communication Memory Systems Computer I/O I/O devices commonly found in Computer systems Keyboards Displays Printers Magnetic Drives Compact disk read only memory (CD-ROM)

More information

AE64 TELECOMMUNICATION SWITCHING SYSTEMS

AE64 TELECOMMUNICATION SWITCHING SYSTEMS Q2. a. Draw the schematic of a 1000 line strowger switching system and explain how subscribers get connected. Ans: (Page: 61 of Text book 1 and 56 of Text book 2) b. Explain the various design parameters

More information

Interconnection Networks Programmierung Paralleler und Verteilter Systeme (PPV)

Interconnection Networks Programmierung Paralleler und Verteilter Systeme (PPV) Interconnection Networks Programmierung Paralleler und Verteilter Systeme (PPV) Sommer 2015 Frank Feinbube, M.Sc., Felix Eberhardt, M.Sc., Prof. Dr. Andreas Polze Interconnection Networks 2 SIMD systems

More information

Chapter 2 - The TCP/IP and OSI Networking Models

Chapter 2 - The TCP/IP and OSI Networking Models Chapter 2 - The TCP/IP and OSI Networking Models TCP/IP : Transmission Control Protocol/Internet Protocol OSI : Open System Interconnection RFC Request for Comments TCP/IP Architecture Layers Application

More information

4. H.323 Components. VOIP, Version 1.6e T.O.P. BusinessInteractive GmbH Page 1 of 19

4. H.323 Components. VOIP, Version 1.6e T.O.P. BusinessInteractive GmbH Page 1 of 19 4. H.323 Components VOIP, Version 1.6e T.O.P. BusinessInteractive GmbH Page 1 of 19 4.1 H.323 Terminals (1/2)...3 4.1 H.323 Terminals (2/2)...4 4.1.1 The software IP phone (1/2)...5 4.1.1 The software

More information

Chapter 1 Computer System Overview

Chapter 1 Computer System Overview Operating Systems: Internals and Design Principles Chapter 1 Computer System Overview Eighth Edition By William Stallings Operating System Exploits the hardware resources of one or more processors Provides

More information

Parallel Programming

Parallel Programming Parallel Programming Parallel Architectures Diego Fabregat-Traver and Prof. Paolo Bientinesi HPAC, RWTH Aachen fabregat@aices.rwth-aachen.de WS15/16 Parallel Architectures Acknowledgements Prof. Felix

More information

Client/Server and Distributed Computing

Client/Server and Distributed Computing Adapted from:operating Systems: Internals and Design Principles, 6/E William Stallings CS571 Fall 2010 Client/Server and Distributed Computing Dave Bremer Otago Polytechnic, N.Z. 2008, Prentice Hall Traditional

More information

OpenSPARC T1 Processor

OpenSPARC T1 Processor OpenSPARC T1 Processor The OpenSPARC T1 processor is the first chip multiprocessor that fully implements the Sun Throughput Computing Initiative. Each of the eight SPARC processor cores has full hardware

More information

Low Cost Parallel Processing System for Image Processing Applications

Low Cost Parallel Processing System for Image Processing Applications Available online at www.sciencedirect.com Procedia Engineering 41 (2012 ) 771 776 International Symposium on Robotics and Intelligent Sensors 2012 (IRIS 2012) Low Cost Parallel Processing System for Image

More information

8051 MICROCONTROLLER COURSE

8051 MICROCONTROLLER COURSE 8051 MICROCONTROLLER COURSE Objective: 1. Familiarization with different types of Microcontroller 2. To know 8051 microcontroller in detail 3. Programming and Interfacing 8051 microcontroller Prerequisites:

More information

Serial port interface for microcontroller embedded into integrated power meter

Serial port interface for microcontroller embedded into integrated power meter Serial port interface for microcontroller embedded into integrated power meter Mr. Borisav Jovanović, Prof. dr. Predrag Petković, Prof. dr. Milunka Damnjanović, Faculty of Electronic Engineering Nis, Serbia

More information

Serial Communications

Serial Communications April 2014 7 Serial Communications Objectives - To be familiar with the USART (RS-232) protocol. - To be able to transfer data from PIC-PC, PC-PIC and PIC-PIC. - To test serial communications with virtual

More information

Implementing Voice Over Internet Protocol

Implementing Voice Over Internet Protocol Implementing Voice Over Internet Protocol September 2000, ver. 1.1 Application Note 128 Introduction This application note describes an example implementation of voice over Internet protocol (VOIP) functionality

More information

Communications and Computer Networks

Communications and Computer Networks SFWR 4C03: Computer Networks and Computer Security January 5-8 2004 Lecturer: Kartik Krishnan Lectures 1-3 Communications and Computer Networks The fundamental purpose of a communication system is the

More information

OC By Arsene Fansi T. POLIMI 2008 1

OC By Arsene Fansi T. POLIMI 2008 1 IBM POWER 6 MICROPROCESSOR OC By Arsene Fansi T. POLIMI 2008 1 WHAT S IBM POWER 6 MICROPOCESSOR The IBM POWER6 microprocessor powers the new IBM i-series* and p-series* systems. It s based on IBM POWER5

More information

1. Introduction DKTS DIGITAL SWITCHING TELEPHONE SYSTEM. Stanislav Matić, Tomislav Šuh, Mirjana Miletić Vidaković and Petar Daković

1. Introduction DKTS DIGITAL SWITCHING TELEPHONE SYSTEM. Stanislav Matić, Tomislav Šuh, Mirjana Miletić Vidaković and Petar Daković FACTA UNIVERSITATIS (NIŠ) Series: Electronics and Energetics vol. 1(1995), 73 86 DKTS DIGITAL SWITCHING TELEPHONE SYSTEM Stanislav Matić, Tomislav Šuh, Mirjana Miletić Vidaković and Petar Daković Abstract.

More information

MICROPROCESSOR AND MICROCOMPUTER BASICS

MICROPROCESSOR AND MICROCOMPUTER BASICS Introduction MICROPROCESSOR AND MICROCOMPUTER BASICS At present there are many types and sizes of computers available. These computers are designed and constructed based on digital and Integrated Circuit

More information

DigiPoints Volume 1. Student Workbook. Module 4 Bandwidth Management

DigiPoints Volume 1. Student Workbook. Module 4 Bandwidth Management Bandwidth Management Page 4.1 DigiPoints Volume 1 Module 4 Bandwidth Management Summary This module will cover Time Division Multiplexing (TDM). TDM technology allows many users to access a particular

More information

Maximizing Server Storage Performance with PCI Express and Serial Attached SCSI. Article for InfoStor November 2003 Paul Griffith Adaptec, Inc.

Maximizing Server Storage Performance with PCI Express and Serial Attached SCSI. Article for InfoStor November 2003 Paul Griffith Adaptec, Inc. Filename: SAS - PCI Express Bandwidth - Infostor v5.doc Maximizing Server Storage Performance with PCI Express and Serial Attached SCSI Article for InfoStor November 2003 Paul Griffith Adaptec, Inc. Server

More information

Local Area Networks transmission system private speedy and secure kilometres shared transmission medium hardware & software

Local Area Networks transmission system private speedy and secure kilometres shared transmission medium hardware & software Local Area What s a LAN? A transmission system, usually private owned, very speedy and secure, covering a geographical area in the range of kilometres, comprising a shared transmission medium and a set

More information

Module 5. Broadcast Communication Networks. Version 2 CSE IIT, Kharagpur

Module 5. Broadcast Communication Networks. Version 2 CSE IIT, Kharagpur Module 5 Broadcast Communication Networks Lesson 9 Cellular Telephone Networks Specific Instructional Objectives At the end of this lesson, the student will be able to: Explain the operation of Cellular

More information

(Refer Slide Time: 2:10)

(Refer Slide Time: 2:10) Data Communications Prof. A. Pal Department of Computer Science & Engineering Indian Institute of Technology, Kharagpur Lecture-12 Multiplexer Applications-1 Hello and welcome to today s lecture on multiplexer

More information

Lesson 7: SYSTEM-ON. SoC) AND USE OF VLSI CIRCUIT DESIGN TECHNOLOGY. Chapter-1L07: "Embedded Systems - ", Raj Kamal, Publs.: McGraw-Hill Education

Lesson 7: SYSTEM-ON. SoC) AND USE OF VLSI CIRCUIT DESIGN TECHNOLOGY. Chapter-1L07: Embedded Systems - , Raj Kamal, Publs.: McGraw-Hill Education Lesson 7: SYSTEM-ON ON-CHIP (SoC( SoC) AND USE OF VLSI CIRCUIT DESIGN TECHNOLOGY 1 VLSI chip Integration of high-level components Possess gate-level sophistication in circuits above that of the counter,

More information

Development of an Internet based Embedded System for Smart House Controlling and Monitoring

Development of an Internet based Embedded System for Smart House Controlling and Monitoring Development of an Internet based Embedded System for Smart House Controlling and Monitoring Ahmed Abd-Elkarim Abd- Ellatif Salih Maged Ali Mohammed Asa'ad Yousif Elhadi Elsideeg Ahmed Department of Computer

More information

A DIY Hardware Packet Sniffer

A DIY Hardware Packet Sniffer A DIY Hardware Packet Sniffer Affordable Penetration Testing for the Individual Veronica Swanson: University of California, Irvine CyberSecurity for the Next Generation North American Round, New York 15

More information

Some Computer Organizations and Their Effectiveness. Michael J Flynn. IEEE Transactions on Computers. Vol. c-21, No.

Some Computer Organizations and Their Effectiveness. Michael J Flynn. IEEE Transactions on Computers. Vol. c-21, No. Some Computer Organizations and Their Effectiveness Michael J Flynn IEEE Transactions on Computers. Vol. c-21, No.9, September 1972 Introduction Attempts to codify a computer have been from three points

More information

Chapter 2 Heterogeneous Multicore Architecture

Chapter 2 Heterogeneous Multicore Architecture Chapter 2 Heterogeneous Multicore Architecture 2.1 Architecture Model In order to satisfy the high-performance and low-power requirements for advanced embedded systems with greater fl exibility, it is

More information

Chapter 02: Computer Organization. Lesson 04: Functional units and components in a computer organization Part 3 Bus Structures

Chapter 02: Computer Organization. Lesson 04: Functional units and components in a computer organization Part 3 Bus Structures Chapter 02: Computer Organization Lesson 04: Functional units and components in a computer organization Part 3 Bus Structures Objective: Understand the IO Subsystem and Understand Bus Structures Understand

More information

Best Practises for LabVIEW FPGA Design Flow. uk.ni.com ireland.ni.com

Best Practises for LabVIEW FPGA Design Flow. uk.ni.com ireland.ni.com Best Practises for LabVIEW FPGA Design Flow 1 Agenda Overall Application Design Flow Host, Real-Time and FPGA LabVIEW FPGA Architecture Development FPGA Design Flow Common FPGA Architectures Testing and

More information

Interconnection Networks

Interconnection Networks Advanced Computer Architecture (0630561) Lecture 15 Interconnection Networks Prof. Kasim M. Al-Aubidy Computer Eng. Dept. Interconnection Networks: Multiprocessors INs can be classified based on: 1. Mode

More information

Architectural Level Power Consumption of Network on Chip. Presenter: YUAN Zheng

Architectural Level Power Consumption of Network on Chip. Presenter: YUAN Zheng Architectural Level Power Consumption of Network Presenter: YUAN Zheng Why Architectural Low Power Design? High-speed and large volume communication among different parts on a chip Problem: Power consumption

More information

Operating Systems 4 th Class

Operating Systems 4 th Class Operating Systems 4 th Class Lecture 1 Operating Systems Operating systems are essential part of any computer system. Therefore, a course in operating systems is an essential part of any computer science

More information

THREE YEAR DEGREE (HONS.) COURSE BACHELOR OF COMPUTER APPLICATION (BCA) First Year Paper I Computer Fundamentals

THREE YEAR DEGREE (HONS.) COURSE BACHELOR OF COMPUTER APPLICATION (BCA) First Year Paper I Computer Fundamentals THREE YEAR DEGREE (HONS.) COURSE BACHELOR OF COMPUTER APPLICATION (BCA) First Year Paper I Computer Fundamentals Full Marks 100 (Theory 75, Practical 25) Introduction to Computers :- What is Computer?

More information

Data Cables. Schmitt TTL LABORATORY ELECTRONICS II

Data Cables. Schmitt TTL LABORATORY ELECTRONICS II Data Cables Data cables link one instrument to another. Signals can attenuate or disperse on long wires. A direct wire works best for short cables of less than 10 ft. A TTL cable connection can use a Schmitt

More information

Symmetric Multiprocessing

Symmetric Multiprocessing Multicore Computing A multi-core processor is a processing system composed of two or more independent cores. One can describe it as an integrated circuit to which two or more individual processors (called

More information

Production Flash Programming Best Practices for Kinetis K- and L-series MCUs

Production Flash Programming Best Practices for Kinetis K- and L-series MCUs Freescale Semiconductor Document Number:AN4835 Application Note Rev 1, 05/2014 Production Flash Programming Best Practices for Kinetis K- and L-series MCUs by: Melissa Hunter 1 Introduction This application

More information

AND8336. Design Examples of On Board Dual Supply Voltage Logic Translators. Prepared by: Jim Lepkowski ON Semiconductor. http://onsemi.

AND8336. Design Examples of On Board Dual Supply Voltage Logic Translators. Prepared by: Jim Lepkowski ON Semiconductor. http://onsemi. Design Examples of On Board Dual Supply Voltage Logic Translators Prepared by: Jim Lepkowski ON Semiconductor Introduction Logic translators can be used to connect ICs together that are located on the

More information

DVCrypt Conditional Access System

DVCrypt Conditional Access System DVCrypt Conditional Access System Quick start guide 1. Introduction DVCrypt is a conditional access system for digital TV broadcasting networks (DVB). It consists of hardware modules and client/server

More information

VOICE OVER IP AND NETWORK CONVERGENCE

VOICE OVER IP AND NETWORK CONVERGENCE POZNAN UNIVE RSITY OF TE CHNOLOGY ACADE MIC JOURNALS No 80 Electrical Engineering 2014 Assaid O. SHAROUN* VOICE OVER IP AND NETWORK CONVERGENCE As the IP network was primarily designed to carry data, it

More information

UMBC. ISA is the oldest of all these and today s computers still have a ISA bus interface. in form of an ISA slot (connection) on the main board.

UMBC. ISA is the oldest of all these and today s computers still have a ISA bus interface. in form of an ISA slot (connection) on the main board. Bus Interfaces Different types of buses: ISA (Industry Standard Architecture) EISA (Extended ISA) VESA (Video Electronics Standards Association, VL Bus) PCI (Periheral Component Interconnect) USB (Universal

More information

DEPARTMENT OF COMPUTER SCIENCE & ENGINEERING Question Bank Subject Name: EC6504 - Microprocessor & Microcontroller Year/Sem : II/IV

DEPARTMENT OF COMPUTER SCIENCE & ENGINEERING Question Bank Subject Name: EC6504 - Microprocessor & Microcontroller Year/Sem : II/IV DEPARTMENT OF COMPUTER SCIENCE & ENGINEERING Question Bank Subject Name: EC6504 - Microprocessor & Microcontroller Year/Sem : II/IV UNIT I THE 8086 MICROPROCESSOR 1. What is the purpose of segment registers

More information

Interconnection Networks. Interconnection Networks. Interconnection networks are used everywhere!

Interconnection Networks. Interconnection Networks. Interconnection networks are used everywhere! Interconnection Networks Interconnection Networks Interconnection networks are used everywhere! Supercomputers connecting the processors Routers connecting the ports can consider a router as a parallel

More information

High Performance Computing. Course Notes 2007-2008. HPC Fundamentals

High Performance Computing. Course Notes 2007-2008. HPC Fundamentals High Performance Computing Course Notes 2007-2008 2008 HPC Fundamentals Introduction What is High Performance Computing (HPC)? Difficult to define - it s a moving target. Later 1980s, a supercomputer performs

More information

Fondamenti su strumenti di sviluppo per microcontrollori PIC

Fondamenti su strumenti di sviluppo per microcontrollori PIC Fondamenti su strumenti di sviluppo per microcontrollori PIC MPSIM ICE 2000 ICD 2 REAL ICE PICSTART Ad uso interno del corso Elettronica e Telecomunicazioni 1 2 MPLAB SIM /1 MPLAB SIM is a discrete-event

More information

Principles and characteristics of distributed systems and environments

Principles and characteristics of distributed systems and environments Principles and characteristics of distributed systems and environments Definition of a distributed system Distributed system is a collection of independent computers that appears to its users as a single

More information

The Boundary Scan Test (BST) technology

The Boundary Scan Test (BST) technology The Boundary Scan Test () technology J. M. Martins Ferreira FEUP / DEEC - Rua Dr. Roberto Frias 42-537 Porto - PORTUGAL Tel. 35 225 8 748 / Fax: 35 225 8 443 (jmf@fe.up.pt / http://www.fe.up.pt/~jmf) Objectives

More information

Switch Fabric Implementation Using Shared Memory

Switch Fabric Implementation Using Shared Memory Order this document by /D Switch Fabric Implementation Using Shared Memory Prepared by: Lakshmi Mandyam and B. Kinney INTRODUCTION Whether it be for the World Wide Web or for an intra office network, today

More information

Design and Implementation of an On-Chip timing based Permutation Network for Multiprocessor system on Chip

Design and Implementation of an On-Chip timing based Permutation Network for Multiprocessor system on Chip Design and Implementation of an On-Chip timing based Permutation Network for Multiprocessor system on Chip Ms Lavanya Thunuguntla 1, Saritha Sapa 2 1 Associate Professor, Department of ECE, HITAM, Telangana

More information

Handout 17. by Dr Sheikh Sharif Iqbal. Memory Unit and Read Only Memories

Handout 17. by Dr Sheikh Sharif Iqbal. Memory Unit and Read Only Memories Handout 17 by Dr Sheikh Sharif Iqbal Memory Unit and Read Only Memories Objective: - To discuss different types of memories used in 80x86 systems for storing digital information. - To learn the electronic

More information

Security & Chip Card ICs SLE 44R35S / Mifare

Security & Chip Card ICs SLE 44R35S / Mifare Security & Chip Card ICs SLE 44R35S / Mifare Intelligent 1 Kbyte EEPROM with Interface for Contactless Transmission, Security Logic and Anticollision according to the MIFARE -System Short Product Info

More information

Requirements of Voice in an IP Internetwork

Requirements of Voice in an IP Internetwork Requirements of Voice in an IP Internetwork Real-Time Voice in a Best-Effort IP Internetwork This topic lists problems associated with implementation of real-time voice traffic in a best-effort IP internetwork.

More information

Vorlesung Rechnerarchitektur 2 Seite 178 DASH

Vorlesung Rechnerarchitektur 2 Seite 178 DASH Vorlesung Rechnerarchitektur 2 Seite 178 Architecture for Shared () The -architecture is a cache coherent, NUMA multiprocessor system, developed at CSL-Stanford by John Hennessy, Daniel Lenoski, Monica

More information

(Refer Slide Time: 00:01:16 min)

(Refer Slide Time: 00:01:16 min) Digital Computer Organization Prof. P. K. Biswas Department of Electronic & Electrical Communication Engineering Indian Institute of Technology, Kharagpur Lecture No. # 04 CPU Design: Tirning & Control

More information

2.0 Command and Data Handling Subsystem

2.0 Command and Data Handling Subsystem 2.0 Command and Data Handling Subsystem The Command and Data Handling Subsystem is the brain of the whole autonomous CubeSat. The C&DH system consists of an Onboard Computer, OBC, which controls the operation

More information

DMI: A PBX perspective

DMI: A PBX perspective DMI: A PBX perspective by THOMAS F. STOREY AT&T Information Systems Denver, Colorado ABSTRACT For the past 20 to 30 years, the Private Branch Exchange (PBX) has provided an efficient and effective means

More information

TELECOMMUNICATION SYSTEMS AND TECHNOLOGIES - Vol. I - Analog and Digital Switching - Wojciech Kabaciński

TELECOMMUNICATION SYSTEMS AND TECHNOLOGIES - Vol. I - Analog and Digital Switching - Wojciech Kabaciński ANALOG AND DIGITAL SWITCHING Wojciech Kabaciński Poznan University of Technology, Poland Keywords: switching, analog switching, digital switching, switching node, switching networks, multistage interconnection

More information

I.S. 1 remote I/O system Redundant coupling via PROFIBUS DP

I.S. 1 remote I/O system Redundant coupling via PROFIBUS DP I.S. 1 remote I/O system Redundant coupling via PROFIBUS DP 1. Functions An I. S. 1 fieldstation can be equipped with a primary and a redundant central unit (), whereby each has its own independent PROFIBUS

More information

Implementing an In-Service, Non- Intrusive Measurement Device in Telecommunication Networks Using the TMS320C31

Implementing an In-Service, Non- Intrusive Measurement Device in Telecommunication Networks Using the TMS320C31 Disclaimer: This document was part of the First European DSP Education and Research Conference. It may have been written by someone whose native language is not English. TI assumes no liability for the

More information

Design of Wireless Home automation and security system using PIC Microcontroller

Design of Wireless Home automation and security system using PIC Microcontroller IJCAES ISSN: 2231-4946 Volume III, Special Issue, August 2013 International Journal of Computer Applications in Engineering Sciences Special Issue on National Conference on Information and Communication

More information

Designing VM2 Application Boards

Designing VM2 Application Boards Designing VM2 Application Boards This document lists some things to consider when designing a custom application board for the VM2 embedded controller. It is intended to complement the VM2 Datasheet. A

More information

Telephony Systems Trainer CODITEL

Telephony Systems Trainer CODITEL Technical Teaching Equipment Telephony Systems Trainer CODITEL Always included in the supply: Teaching Technique used EDIBON Computer Control System 2 Computer Control Software Computer (not included in

More information

Read this before starting!

Read this before starting! Points missed: Student's Name: Total score: /100 points East Tennessee State University Department of Computer and Information Sciences CSCI 4717 Computer Architecture TEST 2 for Fall Semester, 2006 Section

More information

4 Character 5x7 LED Matrix Display

4 Character 5x7 LED Matrix Display Mini project report on 4 Character 5x7 LED Matrix Display Submitted by Agarwal Vikas, MTech II, CEDT K.Sreenivasulu M.E (Micro) II, CEDT CENTRE FOR ELECTRONICS DESIGN AND TECHNOLOGY INDIAN INSTITUTE OF

More information

Digitale Signalverarbeitung mit FPGA (DSF) Soft Core Prozessor NIOS II Stand Mai 2007. Jens Onno Krah

Digitale Signalverarbeitung mit FPGA (DSF) Soft Core Prozessor NIOS II Stand Mai 2007. Jens Onno Krah (DSF) Soft Core Prozessor NIOS II Stand Mai 2007 Jens Onno Krah Cologne University of Applied Sciences www.fh-koeln.de jens_onno.krah@fh-koeln.de NIOS II 1 1 What is Nios II? Altera s Second Generation

More information

Notes Odom, Chapter 4 Flashcards Set: http://www.flashcardmachine.com/1162711/b41c

Notes Odom, Chapter 4 Flashcards Set: http://www.flashcardmachine.com/1162711/b41c EDTECH 552 (SP11) Susan Ferdon Notes Odom, Chapter 4 Flashcards Set: http://www.flashcardmachine.com/1162711/b41c telco Leased Line CSU/DSU Local Telephone Company Owns the cables and has right of way

More information

Keywords ATM Terminal, Finger Print Recognition, Biometric Verification, PIN

Keywords ATM Terminal, Finger Print Recognition, Biometric Verification, PIN ATM Terminal Security Using Fingerprint Reconition. Prof. B.Jolad, Tejshree Salunkhe, Rutuja Patil, Puja Shindgi Padmashree Dr. D. Y. Patil Institute Of Engineering and Technology,Pimpri,Pune - 411018

More information

Serial Communications

Serial Communications Serial Communications 1 Serial Communication Introduction Serial communication buses Asynchronous and synchronous communication UART block diagram UART clock requirements Programming the UARTs Operation

More information

Pen Drive to Pen Drive and Mobile Data Transfer Using ARM

Pen Drive to Pen Drive and Mobile Data Transfer Using ARM IOSR Journal of Electronics and Communication Engineering (IOSR-JECE) ISSN: 2278-2834, ISBN: 2278-8735, PP: 43-47 www.iosrjournals.org Pen Drive to Pen Drive and Mobile Data Transfer Using ARM 1 Mr.V.S.Gawali,

More information

150127-Microprocessor & Assembly Language

150127-Microprocessor & Assembly Language Chapter 3 Z80 Microprocessor Architecture The Z 80 is one of the most talented 8 bit microprocessors, and many microprocessor-based systems are designed around the Z80. The Z80 microprocessor needs an

More information

Chapter 11 I/O Management and Disk Scheduling

Chapter 11 I/O Management and Disk Scheduling Operating Systems: Internals and Design Principles, 6/E William Stallings Chapter 11 I/O Management and Disk Scheduling Dave Bremer Otago Polytechnic, NZ 2008, Prentice Hall I/O Devices Roadmap Organization

More information

2 Basic Concepts. Contents

2 Basic Concepts. Contents 2. Basic Concepts Contents 2 Basic Concepts a. Link configuration b. Topology c. Transmission mode d. Classes of networks 1 a. Link Configuration Data links A direct data link is one that establishes a

More information

Von der Hardware zur Software in FPGAs mit Embedded Prozessoren. Alexander Hahn Senior Field Application Engineer Lattice Semiconductor

Von der Hardware zur Software in FPGAs mit Embedded Prozessoren. Alexander Hahn Senior Field Application Engineer Lattice Semiconductor Von der Hardware zur Software in FPGAs mit Embedded Prozessoren Alexander Hahn Senior Field Application Engineer Lattice Semiconductor AGENDA Overview Mico32 Embedded Processor Development Tool Chain HW/SW

More information