Data Cables. Schmitt TTL LABORATORY ELECTRONICS II



Similar documents
Application Note 83 Fundamentals of RS 232 Serial Communications

RS-232 COMMUNICATIONS

Objectives. Basics of Serial Communication. Simplex vs Duplex. CMPE328 Microprocessors (Spring ) Serial Interfacing. By Dr.

Cable Guide. Click on the subject to view the information. Digi Cables Building Cables General Cable Information

UMBC. ISA is the oldest of all these and today s computers still have a ISA bus interface. in form of an ISA slot (connection) on the main board.

Elettronica dei Sistemi Digitali Costantino Giaconia SERIAL I/O COMMON PROTOCOLS

Computer Performance. Topic 3. Contents. Prerequisite knowledge Before studying this topic you should be able to:

COMPUTER HARDWARE. Input- Output and Communication Memory Systems

Single channel data transceiver module WIZ2-434

CENTRONICS interface and Parallel Printer Port LPT

ARM Thumb Microcontrollers. Application Note. Software ISO 7816 I/O Line Implementation. Features. Introduction

Quectel Cellular Engine

INPUT/OUTPUT ORGANIZATION

Microprocessor & Assembly Language

CHAPTER 7: The CPU and Memory

MICROPROCESSOR. Exclusive for IACE Students iacehyd.blogspot.in Ph: /422 Page 1

Learning Outcomes. Simple CPU Operation and Buses. Composition of a CPU. A simple CPU design

Computer Organization and Components

Serial Communications

Computer Systems Structure Input/Output

Introduction the Serial Communications Huang Sections 9.2, 10.2 SCI Block User Guide SPI Block User Guide

PART B QUESTIONS AND ANSWERS UNIT I

8-Bit Flash Microcontroller for Smart Cards. AT89SCXXXXA Summary. Features. Description. Complete datasheet available under NDA

Solutions for Increasing the Number of PC Parallel Port Control and Selecting Lines

2.8.3 / (Z80 Serial I/O)

MICROPROCESSOR AND MICROCOMPUTER BASICS

The I2C Bus. NXP Semiconductors: UM10204 I2C-bus specification and user manual HAW - Arduino 1

MDM192 MULTI-DROPS DIGITAL MODEM FOR PRIVATE LINE. USER GUIDE Document reference :

CSE2102 Digital Design II - Topics CSE Digital Design II

Using HyperTerminal with Agilent General Purpose Instruments

Appendix A. This Appendix includes the following supplemental material:

Serial Communications

Chapter 1 Lesson 3 Hardware Elements in the Embedded Systems Chapter-1L03: "Embedded Systems - ", Raj Kamal, Publs.: McGraw-Hill Education

Computer Organization & Architecture Lecture #19

Faculty of Engineering Student Number:

MACHINE ARCHITECTURE & LANGUAGE

Chapter 6. Inside the System Unit. What You Will Learn... Computers Are Your Future. What You Will Learn... Describing Hardware Performance

DEPARTMENT OF COMPUTER SCIENCE & ENGINEERING Question Bank Subject Name: EC Microprocessor & Microcontroller Year/Sem : II/IV

LOW COST GSM MODEM. Description. Part Number

Lizy Kurian John Electrical and Computer Engineering Department, The University of Texas as Austin

NTE2053 Integrated Circuit 8 Bit MPU Compatible A/D Converter

USB to serial chip CH340

Data Bulletin. Communications Wiring for POWERLINK G3 Systems Class 1210 ABOUT THIS BULLETIN APPLICATION INTRODUCTION.

USB TO SERIAL ADAPTER

Chapter 2 Logic Gates and Introduction to Computer Architecture

ELAN DIGITAL SYSTEMS LTD. SL232 PC- CARD USER S GUIDE

PCMCIA 1 Port RS EDITION OCTOBER 1999

8051 hardware summary

8051 MICROCONTROLLER COURSE

Agilent Technologies 1670G Series (Option 004) Pattern Generator Specifications and Characteristics

Communicating with devices

Low Speed Modems for Dial and Leased Circuits 2400E-2 (Stand Alone) 2400R-2 (Rack Mount) 2400E-4 (Stand Alone) 2400R-4 (Rack Mount)

MCB3101 (Class I) WiRobot Serial Bluetooth Wireless Module User Manual

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

AND8336. Design Examples of On Board Dual Supply Voltage Logic Translators. Prepared by: Jim Lepkowski ON Semiconductor.

What is Easy-Radio? Devices Covered. Frequency Hopping Transceiver. Where x00 denotes frequency of operation. E.g. 400 = 433MHz

Date Rev. Details Author

Manual Serial PCI Cards

LTM-1338B. Plus Communications Manual

Comtrol Cable User Guide

Technical Note. Micron NAND Flash Controller via Xilinx Spartan -3 FPGA. Overview. TN-29-06: NAND Flash Controller on Spartan-3 Overview

Making a DB to RJ45 adapter.

WHQL Certification Approval...2 User Interface K software FIFO 4 Universal PCI Interface...5 Ready for 64-bit System...5

FOSTCDR. Industrial Serial to Multimode Fiber Optic Converter PRODUCT INFORMATION B&B ELECTRONICS. Specifications Serial Technology

Why you need to monitor serial communication?

When we look at the connector pinout of the RS232 port, we see two pins which are certainly used

Modbus Communications for PanelView Terminals

Dial-Up / Leased-Line Modem. User Manual. AGM Electronics, Inc Dial-Up / Leased-Line Modem, Series ( ) Manual Rev A + - DLM CTS RTS DTR DSR

8741A UNIVERSAL PERIPHERAL INTERFACE 8-BIT MICROCOMPUTER

RS232 Data Interface a Tutorial on Data Interface and cables

FOM-5A, 6A. Asynchronous Fiber Optic Modem

Cable Pinouts. SRP I/O Module

Low-Voltage, Single-Supply 232-Standard Interface Solutions

Cable Guide Including all PortServer TS, Digi Connect, and Digi One Products

A+ Guide to Managing and Maintaining Your PC, 7e. Chapter 1 Introducing Hardware

COMPUTERS ORGANIZATION 2ND YEAR COMPUTE SCIENCE MANAGEMENT ENGINEERING UNIT 5 INPUT/OUTPUT UNIT JOSÉ GARCÍA RODRÍGUEZ JOSÉ ANTONIO SERRA PÉREZ

Pmod peripheral modules are powered by the host via the interface s power and ground pins.

Project 4: Pseudo USB Simulation Introduction to UNIVERSAL SERIAL BUS (USB) STANDARD

IPG/7700 Hardware Manual SYSTECH. Document number Revision A

The Bus (PCI and PCI-Express)

Cable Specifications and Information

PCI Express* Ethernet Networking

CSCA0102 IT & Business Applications. Foundation in Business Information Technology School of Engineering & Computing Sciences FTMS College Global

An0067. Cable-set Reference Guide. Rev December ETH_An0067_USM

AN141 SMBUS COMMUNICATION FOR SMALL FORM FACTOR DEVICE FAMILIES. 1. Introduction. 2. Overview of the SMBus Specification. 2.1.

UART IP Core Specification. Author: Jacob Gorban

Table 1 SDR to DDR Quick Reference

ICL V Powered, Dual RS-232 Transmitter/Receiver. Description. Features. Ordering Information. Applications. Functional Diagram.

SyncLink GT2/GT4 Serial Adapter

USB / Data-Acquisition Module NOW LEAD-FREE

SC16C652B. 1. General description. 2. Features. 5 V, 3.3 V and 2.5 V dual UART, 5 Mbit/s (max.) with 32-byte FIFOs and infrared (IrDA) encoder/decoder

AUTOMATIC NIGHT LAMP WITH MORNING ALARM USING MICROPROCESSOR

Connector and Cable Specifications

User Manual IC-485AI

I/O. Input/Output. Types of devices. Interface. Computer hardware

Logical Operations. Control Unit. Contents. Arithmetic Operations. Objectives. The Central Processing Unit: Arithmetic / Logic Unit.

Quick Installation. A Series of Intelligent Bar Code Reader with NeuroFuzzy Decoding. Quick Installation

Design of a High Speed Communications Link Using Field Programmable Gate Arrays

Connecting Serial Interface Cards to a Network

Computer-System Architecture

Transcription:

Data Cables Data cables link one instrument to another. Signals can attenuate or disperse on long wires. A direct wire works best for short cables of less than 10 ft. A TTL cable connection can use a Schmitt input to negate noise. +5 180 TTL 390 Schmitt TTL 1 of 15

Signal Slowdown If a digital signal is not too fast, an RC circuit can integrate noise. The cost is a slower signal response. +5 RC = 60 ns 180 180 TTL 390 330 pf Schmitt TTL The RC time constant here is 60 ns, and would not have much effect on signals at 1 MHz. 2 of 15

Bipolar Drive: RS-232 The RS-232 standard increases the voltage scale to provide a clearer difference between logic HIGH and LOW. This standard can use voltages that ranges from -5 to +5 V up to -15 to +15 V including asymmetric combinations like +12 V/-5 V, with voltage HIGH corresponding to FALSE. +5 V +12 V +5 V 10 k 10 k TTL 10 k RS-232 6.8 k TTL 1 k -12 V RS-232 forces additional power supply requirements in addition to +5 V. RS-232 is used for many computer connections of up to a few tens of feet in a noisy environment. Drivers and receivers for RS-232 can be made from discrete components, op-amps/logic gates, or dedicated RS-232 drivers. The maximum slew rate is 30V/μs and the system can handle rates of up to 20-40 kb/s. 3 of 15

Differential Drive Differential drive cables improve on noise immunity by using two wires per signal, one with Q and one with Q. Differential Current Drive TTL 75110 Q Q 75109 51 51 51 51-5 V The 75110/75109 combination can drive 1 Mbit/s over 2000 ft and up to 10 Mb/s for a few hundred feet. Like RS-232 this system relies on at least one additional power supply (-5 V). RS-422 This differential standard uses just a +5V supply to ground and the Q and Q are basically TTL. There is no slew rate limit like RS-232. Data rates of up to 10 Mb/s are possible on 40 ft of cable and 100 kb/s are possible even on 4000 ft of cable. 4 of 15

Coaxial Cable Driver Coaxial cable will suppress noise by jacketing the signal line in a ground sheet. Each cable has a characteristic impedance that must be matched to avoid reflections of the signal. For example RG-58 is a 50 Ω cable, and RG-59 is a 75 Ω cable. Many drivers and receivers are available for TTL or other logic levels. One example is the full-duplex transceivers for ECL (10194) ECL in ECL out RG-59 ECL in ECL out 75 75 Simultaneous asynchronous bidirectional transmission of 100 Mb/s. High speed transmission of 1 Gb/s over 100 ft. 5 of 15

Fiber-optic Drive Fiber-optics are used for long high-speed digital transmission. The copper transmission cable is replaced with a fiber-optic cable. TTL +5 V 33 Fiber 4.3 k 82 k + 20 k 20 k 180 +5 V 1 k TTL Fiber-optic cable is capable many Gb/s over many miles. 6 of 15

RS-232 Serial Interface Protocol RS-232 specifies a 25-pin D-connector that is reduced to 9 functional lines, often on a 9-pin D- connector. The 9 lines are in 4 pairs plus a ground line: 1. Data Pair - transmit data (TD) and receive data (RD). 2. Handshake Pair - request to send (RTS) and clear to send (CTS). 3. Handshake Pair - data terminal ready (DTR) and data set ready (DSR). 4. Enable Input Pair - data carrier detect (DCD) and ring indicator (RI). The RS-232 is an old protocol that is based on data terminal equipment (DTE) communicating with data communication equipment (DCE). Historically this was a dumb terminal and a modem, and all the wires directly connect if that is the connection. The above lines are all descibed from the DTE perspective. The modern use is far more complicated since microprocessors and some other smart peripherals are ambiguous as to DTE/DCE status. For instance the IBM-PC is DTE but most other computers are DCE. The result is that one needs to know the status of the device and cable it correctly. A frequently encountered object is a null-modem cable which reverses wires so that DTE-DTE and DCE-DCE communication is possible. Also, not all handshakes are used by all devices, so there are more cable types involved. Typically a handshaking object is attached to a non-handshaking object, so the handshake pairs are directly connected back to the sender. 7 of 15

Parallel Interface Protocol This is also called the Centronics protocol and also uses a 25-pin D-connector. Parallel Port ACK STR D 0... D 7 GND P-O ERR BSY D-latch +5 digital output DAC V out Pin 1 STROBE Pin 10 ACK (input) Pin 2 D 0 Pin 11 BUSY (input) Pin 3 D 1 Pin 12 PAPER EMPTY (input) Pin 4 D 2 Pin 13 SELECT (input) Pin 5 D 3 Pin 14 AUTO FEED Pin 6 D 4 Pin 15 ERROR (input) Pin 7 D 5 Pin 16 INIT Pin 8 D 6 Pin 17 SLCTIN Pin 9 D 7 Pin 18-25 Ground 8 of 15

Computer Buses All microcomputer buses have well defined lines to connect between the CPU and other devices. CPU DATA BUS INPUT MEMORY OUTPUT By convention signals go out or in with respect to the CPU. All buses include some of the following signals: Power supply lines carry power and ground to all the devices onnected to the bus. Address lines indicate what device is being communicated with, and what location is specified within a device. This includes addresses for both memory and i/o devices. Data lines carry the actual data in or out of the CPU. On some buses data can also go between devices not involving the CPU. Data strobes indicate to devices when data is valid. Timing lines carry a standard clock pulse to all devices. Interrupt requests allow a device to request action from the CPU. 9 of 15

Microprocessor Architecture The CPU is the microprocessor that provides the control and arithmetic functions for the computer. Bus Controls Limited memory is within the CPU. Most of the memory is connected by the bus. Some machines have more addressing capacity than available memory (eg. a 1 GB limit though 32 bits can address 4 GB.) This is called virtual memory and uses part of the disk storage to extend the memory. Cache Stack Decoder ALU Program Counter Stack Pointers General Registers Real Memory Virtual Memory Disk Memory 10 of 15

Data Timing Data input and data output have similar timing sequences. The primary difference is that input requires a read strobe instead of a write strobe, and the data is valid after a longer period of time since a response is required by the input device. Input timing for the original IBM-PC is sequences address lines, data lines and the read strobe. A0-A19 IOR D0-D7 >92 ns >550 ns >50 ns 11 of 15

Input / Output Ports Data is moved in and out of a CPU through data ports. The basic assembly instructions move data in and out of internal registers. Input Port Instructions (8088) IN IN AL,portno ; replace AL with one byte from location portno. IN AX,portno ; replace AX with one word from location portno. IN AL,DX ; replace AL with one byte from the location in DX. IN AX,DX ; replace AX with one byte from the location in DX. Output Port Instructions (8088) OUT OUT portno,al ; send one byte from AL to location portno. OUT portno,ax ; send one byte from AX to location portno. OUT DX,AL ; send one byte from AL to the location in DX. OUT DX,AX ; send one byte from AX to the location in DX. 12 of 15

Register Transfers The keyboard sends an 8-bit character plus a strobe when a key is hit. An address decoder allows the CPU to read the strobe or the data. address decoder KBS KBD keyboard STR S D R Q OE D-latch A0-A9 IOR D0 D7 bus MOV BP,OFFSET(BUF) ; set buffer pointer to initial location. GETKB IN AL.KBS ; get status word from keyboard. AND AL,80H ; bit 7 indicates a new character. JZ GETKB ; no data, try again. IN AL,KBD ; get data from keyboard. MOV [BP],AL ; store character in buffer. INC BP ; move buffer pointer to next location. CMP AL,0DH ; test for carriage return. JNZ GETKB ; not a carriage return, get another character. 13 of 15

Interrupts Status registers require the CPU to actively check a device. Interrupts allow the device to force action from the CPU. Interrupts are edge triggered and each can be attached to only one interrupting device. A computer will have an IC to prioritize interrupts and generate the correct pointers. If more than some number of interrupts are required, then 2 or more devices will have to share an interrupt line. The interrupt controller together with the software will have to determine which device requested action. Autovectored interrupts require devices to have a status register that is set when an interrupt is made. When an interrupt is detected, the handler software polls each status register that is associated with the interrupt line. When a set register is found, the correct action is taken. Acknowledged interrupts require devices to respond to a special iterrupt acknowledge signal and then send placing the correct vector for that device on the data lines. This method eliminates the need to poll devices independently since the acknowledge goes to all possible devices at once. An interrupt mask can turn off unwanted interrupts from within the CPU program. For instance, printer interrupts for more data should be off when there is nothing to print. Software interrupts perform the same function in software as a hardware device making an interrupt. For example a software interrupt might be used to load a string of characters or perform a screen capture. 14 of 15

Keyboard Input with Interrupts This circuit adds an additional buffer to drive IRQ2. ; Beginning of program address decoder KBS KBD keyboard STR S D R Q MOV BP,OFFSET(BUF) ; set buffer pointer to initial location. MOV 28H,OFFSET(GETKB) OE D-latch ; store address of interrupt subroutine. ; Main program. A0-A9 IOR D0 D7 bus IRQ2 GETKB PUSH AX ; save register while in the subroutine. IN AL,KBD ; get data from keyboard. MOV [BP],AL ; store character in buffer. INC BP ; move buffer pointer to next location. CMP AL,0DH ; test for carriage return. JNZ GETKB ; not a carriage return, get another character. POP AX ; restore register after the subroutine. IRET ; return to main program. 15 of 15