2Mb (256K x 8) One-time Programmable, Read-only Memory

Similar documents
1Mb (64K x 16) One-time Programmable Read-only Memory

256K (32K x 8) OTP EPROM AT27C256R 256K EPROM. Features. Description. Pin Configurations

256K (32K x 8) Battery-Voltage Parallel EEPROMs AT28BV256

64K (8K x 8) Parallel EEPROM with Page Write and Software Data Protection AT28C64B

DIP Top View VCC A16 A15 A12 A7 A6 A5 A4 A3 A2 A1 A0 I/O0 I/O1 I/O2 GND A17 A14 A13 A8 A9 A11 A10 I/O7 I/O6 I/O5 I/O4 I/O3. PLCC Top View VCC A17

CAT28C64B F R E E. 64K-Bit CMOS PARALLEL EEPROM L E A D FEATURES DESCRIPTION BLOCK DIAGRAM

256K (32K x 8) Paged Parallel EEPROM AT28C256

Atmel AVR4920: ASF - USB Device Stack - Compliance and Performance Figures. Atmel Microcontrollers. Application Note. Features.

AVR32138: How to optimize the ADC usage on AT32UC3A0/1, AT32UC3A3 and AT32UC3B0/1 series. 32-bit Microcontrollers. Application Note.

AVR125: ADC of tinyavr in Single Ended Mode. 8-bit Microcontrollers. Application Note. Features. 1 Introduction

Application Note. Atmel ATSHA204 Authentication Modes. Prerequisites. Overview. Introduction

3-output Laser Driver for HD-DVD/ Blu-ray/DVD/ CD-ROM ATR0885. Preliminary. Summary. Features. Applications. 1. Description

Atmel AVR4921: ASF - USB Device Stack Differences between ASF V1 and V2. 8-bit Atmel Microcontrollers. Application Note. Features.

Atmel AVR1017: XMEGA - USB Hardware Design Recommendations. 8-bit Atmel Microcontrollers. Application Note. Features.

APPLICATION NOTE. Atmel AVR134: Real Time Clock (RTC) Using the Asynchronous Timer. Atmel AVR 8-bit Microcontroller. Introduction.

2-wire Serial EEPROM AT24C512

DS1220Y 16k Nonvolatile SRAM

AVR1922: Xplain Board Controller Firmware. 8-bit Microcontrollers. Application Note. Features. 1 Introduction

Features. Instruction. Decoder Control Logic, And Clock Generators. Address Compare amd Write Enable. Protect Register V PP.

How To Design An Ism Band Antenna For 915Mhz/2.4Ghz Ism Bands On A Pbbb (Bcm) Board

The 74LVC1G11 provides a single 3-input AND gate.

DS1225Y 64k Nonvolatile SRAM

3-to-8 line decoder, demultiplexer with address latches

32-bit AVR UC3 Microcontrollers. 32-bit AtmelAVR Application Note. AVR32769: How to Compile the standalone AVR32 Software Framework in AVR32 Studio V2

How To Use An Atmel Atmel Avr32848 Demo For Android (32Bit) With A Microcontroller (32B) And An Android Accessory (32D) On A Microcontroller (32Gb) On An Android Phone Or

Application Note. Atmel CryptoAuthentication Product Uses. Atmel ATSHA204. Abstract. Overview

APPLICATION NOTE. Atmel LF-RFID Kits Overview. Atmel LF-RFID Kit. LF-RFID Kit Introduction

4-bit binary full adder with fast carry CIN + (A1 + B1) + 2(A2 + B2) + 4(A3 + B3) + 8(A4 + B4) = = S1 + 2S2 + 4S3 + 8S4 + 16COUT

DS1220Y 16k Nonvolatile SRAM

Atmel AVR4903: ASF - USB Device HID Mouse Application. Atmel Microcontrollers. Application Note. Features. 1 Introduction

M27C Mbit (2Mb x16) UV EPROM and OTP EPROM

3-input EXCLUSIVE-OR gate. The 74LVC1G386 provides a 3-input EXCLUSIVE-OR function.

INTEGRATED CIRCUITS. 74F153 Dual 4-line to 1-line multiplexer. Product specification 1996 Jan 05 IC15 Data Handbook

74HCU General description. 2. Features and benefits. 3. Ordering information. Hex unbuffered inverter

74HC02; 74HCT General description. 2. Features and benefits. Ordering information. Quad 2-input NOR gate

AT91SAM ARM-based Flash MCU. Application Note

8-bit binary counter with output register; 3-state

74HC238; 74HCT to-8 line decoder/demultiplexer

1 TO 4 CLOCK BUFFER ICS551. Description. Features. Block Diagram DATASHEET

256K (32K x 8) Static RAM

INTEGRATED CIRCUITS. 74LVC08A Quad 2-input AND gate. Product specification IC24 Data Handbook Jun 30

APPLICATION NOTE. Atmel AT04389: Connecting SAMD20E to the AT86RF233 Transceiver. Atmel SAMD20. Description. Features

1-Mbit (128K x 8) Static RAM

Low-power configurable multiple function gate

HEF4011B. 1. General description. 2. Features and benefits. 3. Ordering information. 4. Functional diagram. Quad 2-input NAND gate

APPLICATION NOTE Atmel AT02509: In House Unit with Bluetooth Low Energy Module Hardware User Guide 8-bit Atmel Microcontroller Features Description

74HC165; 74HCT bit parallel-in/serial out shift register

Two-wire Automotive Serial EEPROM AT24C01A AT24C02 AT24C04 AT24C08 (1) AT24C16 (2)

AVR1900: Getting started with ATxmega128A1 on STK bit Microcontrollers. Application Note. 1 Introduction

Features INSTRUCTION DECODER CONTROL LOGIC AND CLOCK GENERATORS COMPARATOR AND WRITE ENABLE EEPROM ARRAY READ/WRITE AMPS 16

Hex buffer with open-drain outputs

The 74LVC1G04 provides one inverting buffer.

74HC154; 74HCT to-16 line decoder/demultiplexer

74HC377; 74HCT General description. 2. Features and benefits. 3. Ordering information

74HC107; 74HCT107. Dual JK flip-flop with reset; negative-edge trigger

1-of-4 decoder/demultiplexer

8051 Flash Microcontroller. Application Note. A Digital Thermometer Using the Atmel AT89LP2052 Microcontroller

DM Segment Decoder/Driver/Latch with Constant Current Source Outputs

74HC175; 74HCT175. Quad D-type flip-flop with reset; positive-edge trigger

CD4013BC Dual D-Type Flip-Flop

AVR305: Half Duplex Compact Software UART. 8-bit Microcontrollers. Application Note. Features. 1 Introduction

74HC574; 74HCT574. Octal D-type flip-flop; positive edge-trigger; 3-state

74HC4040; 74HCT stage binary ripple counter

74HC2G02; 74HCT2G General description. 2. Features and benefits. 3. Ordering information. Dual 2-input NOR gate

HEF4021B. 1. General description. 2. Features and benefits. 3. Ordering information. 8-bit static shift register

5495A DM Bit Parallel Access Shift Registers

ICS514 LOCO PLL CLOCK GENERATOR. Description. Features. Block Diagram DATASHEET

LOW POWER SCHOTTKY. GUARANTEED OPERATING RANGES ORDERING INFORMATION

AVR32701: AVR32AP7 USB Performance. 32-bit Microcontrollers. Application Note. Features. 1 Introduction

74HC138; 74HCT to-8 line decoder/demultiplexer; inverting

AVR1510: Xplain training - XMEGA USART. 8-bit Microcontrollers. Application Note. Prerequisites. 1 Introduction

DM74LS193 Synchronous 4-Bit Binary Counter with Dual Clock

X9C102/103/104/503. Terminal Voltages ±5V, 100 Taps. Digitally-Controlled (XDCP) Potentiometer

DM74LS112A Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop with Preset, Clear, and Complementary Outputs

General Porting Considerations. Memory EEPROM XRAM

8-bit. Application Note. Microcontrollers. AVR282: USB Firmware Upgrade for AT90USB

MM74HC273 Octal D-Type Flip-Flops with Clear

AVR115: Data Logging with Atmel File System on ATmega32U4. Microcontrollers. Application Note. 1 Introduction. Atmel

AVR353: Voltage Reference Calibration and Voltage ADC Usage. 8-bit Microcontrollers. Application Note. Features. 1 Introduction

74HC573; 74HCT General description. 2. Features and benefits. Octal D-type transparent latch; 3-state

APPLICATION NOTE. Secure Personalization with Transport Key Authentication. ATSHA204A, ATECC108A, and ATECC508A. Introduction.

Low-power D-type flip-flop; positive-edge trigger; 3-state

APPLICATION NOTE. Atmel AT01095: Joystick Game Controller Reference Design. 8-/16-bit Atmel Microcontrollers. Features.

DM7474 Dual Positive-Edge-Triggered D-Type Flip-Flops with Preset, Clear and Complementary Outputs

AVR1309: Using the XMEGA SPI. 8-bit Microcontrollers. Application Note. Features. 1 Introduction SCK MOSI MISO SS

CD4008BM CD4008BC 4-Bit Full Adder

Quad 2-input NAND Schmitt trigger

CD4027BM CD4027BC Dual J-K Master Slave Flip-Flop with Set and Reset

74HC393; 74HCT393. Dual 4-bit binary ripple counter

AVR287: USB Host HID and Mass Storage Demonstration. 8-bit Microcontrollers. Application Note. Features. 1 Introduction

DM74LS191 Synchronous 4-Bit Up/Down Counter with Mode Control

ULN2801A, ULN2802A, ULN2803A, ULN2804A

Two-wire Serial EEPROM AT24C1024 (1)

MM74HC4538 Dual Retriggerable Monostable Multivibrator

HCF4056B BCD TO 7 SEGMENT DECODER /DRIVER WITH STROBED LATCH FUNCTION

74LS193 Synchronous 4-Bit Binary Counter with Dual Clock

MM74HC174 Hex D-Type Flip-Flops with Clear

TS555. Low-power single CMOS timer. Description. Features. The TS555 is a single CMOS timer with very low consumption:

54LS193 DM54LS193 DM74LS193 Synchronous 4-Bit Up Down Binary Counters with Dual Clock

Transcription:

Features Fast read access time 55ns Low-power CMOS operation 100µA max standby 25mA max active at 5MHz JEDEC standard packages 32-lead PDIP 32-lead PLCC 5V 10% supply High-reliability CMOS technology 2,000V ESD protection 200mA latchup immunity Rapid programming algorithm 100µs/byte (typical) CMOS- and TTL-compatible inputs and outputs Integrated product identification code Industrial and automotive temperature ranges Green (Pb/halide-free) packaging option 2Mb (256K x 8) One-time Programmable, Read-only Memory 1. Description The Atmel AT27C020 is a low-power, high-performance, 2,097,152-bit, one-time programmable, read-only memory (OTP EPROM) organized as 256K by 8 bits. It requires only one 5V power supply in normal read mode operation. Any byte can be accessed in less than 55ns, eliminating the need for speed-reducing WAIT states on high-performance microprocessor systems. In read mode, the AT27C020 typically consumes 8mA. Standby mode supply current is typically less than 10µA. The AT27C020 is available in a choice of industry-standard, JEDEC approved, one-time programmable (OTP) PDIP and PLCC packages. All devices feature two-line control (CE, OE) to give designers the flexibility to prevent bus contention. With 256K byte storage capability, the AT27C020 allows firmware to be stored reliably and to be accessed by the system without the delays of mass storage media. The AT27C020 has additional features to ensure high quality and efficient production use. The rapid programming algorithm reduces the time required to program the part and guarantees reliable programming. Programming time is typically only 100µs/byte. The integrated product identification code electronically identifies the device and manufacturer. This feature is used by industry standard programming equipment to select the proper programming algorithms and voltages.

2. Pin configurations Pin name A0 - A17 Function Addresses 32-lead PLCC Top view 32-lead PDIP Top view O0 - O7 CE OE PGM Outputs Chip enable Output enable Program strobe A7 A6 A5 A4 A3 A2 A1 A0 O0 5 6 7 8 9 10 11 12 13 A12 A15 A16 VPP VCC PGM A17 4 3 2 1 32 31 30 14 15 16 17 18 19 20 01 02 GND 03 04 05 06 29 28 27 26 25 24 23 22 21 A14 A13 A8 A9 A11 OE A10 CE 07 VPP A16 A15 A12 A7 A6 A5 A4 A3 A2 A1 A0 O0 O1 O2 GND 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 32 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 VCC PGM A17 A14 A13 A8 A9 A11 OE A10 CE 07 06 05 04 03 3. System considerations Switching between active and standby conditions via the chip enable pin may produce transient voltage excursions. Unless accommodated by the system design, these transients may exceed datasheet limits, resulting in device nonconformance. At a minimum, a 0.1µF, high-frequency, low inherent inductance, ceramic capacitor should be utilized for each device. This capacitor should be connected between the V CC and ground terminals of the device, as close to the device as possible. Additionally, to stabilize the supply voltage level on printed circuit boards with large EPROM arrays, a 4.7µF bulk electrolytic capacitor should be utilized, again connected between the V CC and ground terminals. This capacitor should be positioned as close as possible to the point where the power supply is connected to the array. Figure 3-1. Block diagram 2

4. Absolute maximum ratings* Temperature under bias..............-55 C to +125 C *NOTICE: Stresses beyond those listed under Absolute maximum ratings may cause permanent damage to Storage temperature.................-65 C to +150 C Voltage on any pin with respect to ground................... -2.0V to +7.0V (1) Voltage on A9 with respect to ground................. -2.0V to +14.0V (1) V PP supply voltage with respect to ground.................. -2.0V to +14.0V (1) Note: 1. Minimum voltage is -0.6V DC, which may undershoot to -2.0V for pulses of less than 20ns. Maximum output pin voltage is V CC + 0.75V DC, which may overshoot to +7.0V for pulses of less than 20ns. 5. DC and AC characteristics the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Table 5-1. Operating modes Mode/Pin CE OE PGM Ai V PP Outputs Read V IL V IL X (1) Ai X D OUT Output disable X V IH X X X High-Z Standby V IH X X X X High-Z Rapid program (2) V IL V IH V IL Ai V PP D IN PGM verify V IL V IL V IH Ai V PP D OUT PGM inhibit V IH X X X V PP High-Z Product identification (4) V IL V IL X (3) A9 = V H A0 = V IH or V IL X Identification code A1 - A17 = V IL Notes: 1. X can be V IL or V IH. 2. Refer to programming characteristics. 3. V H = 12.0 ± 0.5V. 4. Two identifier bytes may be selected. All Ai inputs are held low (V IL ) except A9, which is set to V H, and A0, which is toggled low (V IL ) to select the manufacturer s identification byte and high (V IH ) to select the device code byte. Table 5-2. DC and AC operating conditions for read operation -55-90 Ind. -40 C - 85 C -40 C - 85 C Operating temperature (case) Auto. -40 C - 125 C V CC power supply 5V 10% 5V 10% 3

Table 5-3. DC and operating characteristics for read operation Symbol Parameter Condition Min Max Units I LI Input load current V IN = 0V to V CC (Com., Ind.) ±1.0 µa I LO Output leakage current V OUT = 0V to V CC (Com., Ind.) ±5.0 µa I PP (2) I SB V PP (1) read/standby current V PP = V CC ±10 µa V CC (1) standby current I SB1 (CMOS), CE = V CC 0.3V 100 µa I SB2 (TTL), CE = 2.0 to V CC + 0.5V 1.0 ma I CC V CC active current f = 5MHz, I OUT = 0mA, CE = V IL 25 ma V IL Input low voltage -0.6 0.8 V V IH Input high voltage 2.0 V CC + 0.5 V V OL Output low voltage I OL = 2.1mA 0.4 V V OH Output high voltage I OH = -400µA 2.4 V Notes: 1. V CC must be applied simultaneously or before V PP, and removed simultaneously or after V PP 2. V PP may be connected directly to V CC except during programming. The supply current would then be the sum of I CC and I PP. Table 5-4. AC characteristics for read operation Symbol Parameter Condition t ACC (3) t CE (2) t OE (2)(3) t DF (4)(5) t OH Address to output delay -55-90 Min Max Min Max Units CE = OE = V IL 55 90 ns CE to output delay OE = V IL 55 90 ns OE to output delay CE = V IL 20 35 ns OE or CE high to output float, Whichever occurred first Output hold from address, CE or OE, Whichever occurred first 18 20 ns 7 0 ns 4

Figure 5-1. AC waveforms for read operation (1) Notes: 1. Timing measurement references are 0.8V and 2.0V. Input AC drive levels are 0.45V and 2.4V, unless otherwise specified. 2. OE may be delayed up to t CE - t OE after the falling edge of CE without impact on t CE. 3. OE may be delayed up to t ACC - t OE after the address is valid without impact on t ACC. 4. This parameter is only sampled, and is not 100% tested. 5. Output float is defined as the point when data is no longer driven. Figure 5-2. Input test waveforms and measurement levels For -55 devices only: AC DRIVING LEVELS 3.0V 0.0V 1.5V AC MEASUREMENT LEVEL t R, t F < 5ns (10% to 90%) For -90 devices only: t R, t F < 20ns (10% to 90%) Figure 5-3. Output test load Note: CL = 100pF including jig capacitance, except -55 devices, where CL = 30pF 5

Table 5-5. Pin capacitance f = 1MHz, T = 25 C (1) Symbol Typ Max Units Conditions C IN 4 8 pf V IN = 0V C OUT 8 12 pf V OUT = 0V Note: 1. Typical values for nominal supply voltage. This parameter is only sampled, and is not 100% tested. Figure 5-4. Programming waveforms (1) Note: 1. The input timing reference is 0.8V for V IL and 2.0V for V IH. 2. t OE and t DFP are characteristics of the device, but must be accommodated by the programmer 3. When programming the, a 0.1µF capacitor is required across V PP and ground to suppress voltage transients 6

Table 5-6. DC programming characteristics T A = 25 ± 5 C, V CC = 6.5 ± 0.25V, V PP = 13.0 ± 0.25V Symbol Parameter Test conditions I LI Input load current V IN = V IL, V IH 10 µa V IL Input low level -0.6 0.8 V V IH Input high level 2.0 V CC + 1.0 V V OL Output low voltage I OL = 2.1mA 0.4 V V OH Output high voltage I OH = -400µA 2.4 V I CC2 V CC supply current (program and verify) 40 ma I PP2 V PP supply current CE = PGM = V IL 20 ma V ID A9 product identification voltage 11.5 12.5 V Table 5-7. AC programming characteristics T A = 25 ± 5 C, V CC = 6.5 ± 0.25V,V PP = 13.0 ± 0.25V Symbol Parameter Test condition (1) Min Max Units Limits t AS Address setup time 2 µs t CES CE setup time 2 µs t OES OE setup time Input rise and fall times: 2 µs t DS Data setup time (10% to 90%) 20ns 2 µs t AH Address hold time Input pulse levels: 0 µs t DH Data hold time 0.45V to 2.4V 2 µs t DFP OE high to output float delay (2) 0 130 ns t VPS V PP setup time Input timing reference level: 0.8V to 2.0V 2 µs t VCS V CC setup time 2 µs t PW PGM program pulse width (3) Output timing reference level: 95 105 µs t OE Data valid from OE 0.8V to 2.0V 150 ns V t PP pulse rise time during PRT programming 50 ns Notes: 1. V CC must be applied simultaneously with or before V PP and removed simultaneously with or after V PP. 2. This parameter is only sampled and is not 100% tested. Output float is defined as the point where data is no longer driven. See timing diagram. 3. Program pulse width tolerance is 100µs ± 5%. Min Limits Max Units 7

Table 5-8. The integrated product identification code Pins Codes A0 O7 O6 O5 O4 O3 O2 O1 O0 Hex data Manufacturer 0 0 0 0 1 1 1 1 0 1E Device type 1 1 0 0 0 0 1 1 0 86 6. Rapid programming algorithm A 100µs PGM pulse width is used to program. The address is set to the first location. V CC is raised to 6.5V and V PP is raised to 13.0V. Each address is first programmed with one 100µs PGM pulse without verification. Then a verification/reprogramming loop is executed for each address. In the event a byte fails to pass verification, up to 10 successive 100µs pulses are applied with a verification after each pulse. If the byte fails to verify after 10 pulses have been applied, the part is considered failed. After the byte verifies properly, the next address is selected until all have been checked. V PP is then lowered to 5.0V and V CC to 5.0V. All bytes are read again and compared with the original data to determine if the device passes or fails. 8

Figure 6-1. Rapid programming algorithm 9

7. Ordering information Green package (Pb/halide-free) t ACC (ns) Active I CC (ma) Standby 55 25 0.1 90 25 0.1 Atmel ordering code Package Lead finish Operation range AT27C020-55JU AT27C020-55PU AT27C020-90JU AT27C020-90PU 32J 32P6 32J 32P6 Matte tin Matte Tin Matte tin Matte tin Industrial (-40 C to 85 C) Industrial (-40 C to 85 C) Package type 32J 32P6 32-lead, plastic, J-leaded chip carrier (PLCC) 32-lead, 0.600" wide, plastic, dual inline package (PDIP) 10

8. Packaging information 32J PLCC 1.14(0.045) X 45 PIN NO. 1 IDENTIFIER 1.14(0.045) X 45 0.318(0.0125) 0.191(0.0075) B E1 E B1 E2 e D1 D A A2 A1 0.51(0.020)MAX 45 MAX (3X) COMMON DIMENSIONS (Unit of measure = mm) Notes: 1. This package conforms to JEDEC reference MS-016, Variation AE. 2. Dimensions D1 and E1 do not include mold protrusion. Allowable protrusion is.010"(0.254mm) per side. Dimension D1 and E1 include mold mismatch and are measured at the extreme material condition at the upper or lower parting line. 3. Lead coplanarity is 0.004" (0.10mm) maximum. D2 SYMBOL MIN NOM MAX NOTE A 3.175 3.556 A1 1.524 2.413 A2 0.381 D 12.319 12.573 D1 11.354 11.506 Note 2 D2 9.906 10.922 E 14.859 15.113 E1 13.894 14.046 Note 2 E2 12.471 13.487 B 0.660 0.813 B1 0.330 0.533 e 1.270 TYP 10/04/01 Package Drawing Contact: packagedrawings@atmel.com TITLE 32J, 32-lead, Plastic J-leaded Chip Carrier (PLCC) DRAWING NO. 32J REV. B 11

32P6 PDIP D PIN 1 E1 A SEATING PLANE L e B1 B A1 E C 0º ~ 15º REF COMMON DIMENSIONS (Unit of Measure = mm) SYMBOL MIN NOM MAX NOTE eb A 4.826 A1 0.381 D 41.783 42.291 Note 1 E 15.240 15.875 E1 13.462 13.970 Note 1 B 0.356 0.559 Note: 1. Dimensions D and E1 do not include mold Flash or Protrusion. Mold Flash or Protrusion shall not exceed 0.25mm (0.010"). B1 1.041 1.651 L 3.048 3.556 C 0.203 0.381 eb 15.494 17.526 e 2.540 TYP 09/28/01 Package Drawing Contact: packagedrawings@atmel.com TITLE DRAWING NO. REV. 32P6, 32-lead (0.600"/15.24mm wide) Plastic Dual Inline Package (PDIP) 32P6 B 12

9. Revision history Doc. Rev. Date Comments 0570H 04/2011 Remove TSOP package Add lead finish to ordering information 0570G 12/2007 13

Atmel Corporation 2325 Orchard Parkway San Jose, CA 95131 USA Tel: (+1) (408) 441-0311 Fax: (+1) (408) 487-2600 www.atmel.com Atmel Asia Limited Unit 01-5 & 16, 19F BEA Tower, Millennium City 5 418 Kwun Tong Road Kwun Tong, Kowloon HONG KONG Tel: (+852) 2245-6100 Fax: (+852) 2722-1369 Atmel Munich GmbH Business Campus Parkring 4 D-85748 Garching b. Munich GERMANY Tel: (+49) 89-31970-0 Fax: (+49) 89-3194621 Atmel Japan 9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 JAPAN Tel: (+81) (3) 3523-3551 Fax: (+81) (3) 3523-7581 2011 Atmel Corporation. All rights reserved. / Rev.: Atmel, logo and combinations thereof, and others are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others. Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN THE ATMEL TERMS AND CONDITIONS OF SALES LOCATED ON THE ATMEL WEBSITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS AND PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and products descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.