16-Bit Stereo DIGITAL-TO-ANALOG CONVERTER with Interface

Similar documents
6 Output With 1 kω in Series Between the Output and Analyzer Output With RC Low-Pass Filter (1 kω and 4.7 nf) in Series Between the Output

Calculating Gain for Audio Amplifiers

Application Report. 1 Description of the Problem. Jeff Falin... PMP Portable Power Applications ABSTRACT

Application Report. 1 Introduction. 2 Resolution of an A-D Converter. 2.1 Signal-to-Noise Ratio (SNR) Harman Grewal... ABSTRACT

Design Note DN004. Folded Dipole Antenna for CC25xx By Audun Andersen. Keywords. 1 Introduction CC2500 CC2550 CC2510 CC2511

Data sheet acquired from Harris Semiconductor SCHS067B Revised July 2003

APPLICATION NOTE BUILDING A QAM MODULATOR USING A GC2011 DIGITAL FILTER CHIP

Data sheet acquired from Harris Semiconductor SCHS087D Revised October 2003

TI and ibiquity Introduce Industry s Lowest Cost Single-Chip AM/FM and HD Radio Baseband John Gardner Digital Radio Marketing Manager

µa7800 SERIES POSITIVE-VOLTAGE REGULATORS

Data sheet acquired from Harris Semiconductor SCHS020C Revised October 2003

24-Bit, 96kHz BiCMOS Sign-Magnitude DIGITAL-TO-ANALOG CONVERTER


ORDERING INFORMATION. TOP-SIDE MARKING PDIP N Tube SN74LS07N SN74LS07N PACKAGE. SOIC D Tape and reel SN74LS07DR

Wide Bandwidth, Fast Settling Difet OPERATIONAL AMPLIFIER

LM556 LM556 Dual Timer

Optical Implementation Using IEEE-1394.b

TVP5146 SCART and OSD


LM5030 LM5030 Application: DC - DC Converter Utilizing the Push-Pull Topology

12-Bit, 4-Channel Parallel Output Sampling ANALOG-TO-DIGITAL CONVERTER

Application Note AN107

Using C to Access Data Stored in Program Memory on the TMS320C54x DSP

SDLS068A DECEMBER 1972 REVISED OCTOBER Copyright 2001, Texas Instruments Incorporated

Evaluating the complex configuration options of the Texas Instruments advanced fuel gauges can be

Controlling TAS5026 Volume After Error Recovery

Design Note DN002. Practical Sensitivity Testing By Morten Engjom. Keywords. 1 Introduction. Receiver Testing Sensitivity

Choosing Inductors and Capacitors for DC/DC Converters

AMC1100: Replacement of Input Main Sensing Transformer in Inverters with Isolated Amplifier

54LS174,54LS175,DM54LS174,DM54LS175, DM74LS174,DM74LS175

ZigBee Sensor Monitor SWRU157D 2008 Low-Power RF

LM709 LM709 Operational Amplifier

Using Code Coverage and Multi-event Profiler in Code Composer Studio v2.3 for Robustness and Efficiency Analyses

Designing Gain and Offset in Thirty Seconds

DATA SHEET. TDA1543 Dual 16-bit DAC (economy version) (I 2 S input format) INTEGRATED CIRCUITS

DS8907 DS8907 AM/FM Digital Phase-Locked Loop Frequency Synthesizer

Filter Design in Thirty Seconds

ICS SYSTEM PERIPHERAL CLOCK SOURCE. Description. Features. Block Diagram DATASHEET

Combining the ADS1202 with an FPGA Digital Filter for Current Measurement in Motor Control Applications

ICS379. Quad PLL with VCXO Quick Turn Clock. Description. Features. Block Diagram

White Paper on Decision of Make vs. Buy of ISM RF Module Written by Bruce Ulrich October 2006

V OUT. I o+ & I o- (typical) 2.3A & 3.3A. Package Type

SN28838 PAL-COLOR SUBCARRIER GENERATOR

Providing Continuous Gate Drive Using a Charge Pump

Design Note DN304. Cebal CCxxxx Development Tools USB Driver Installation Guide By Åsmund B. Bø. Keywords. 1 Introduction

AUDIO BALANCED LINE DRIVERS

APPLICATION BULLETIN

WHAT DESIGNERS SHOULD KNOW ABOUT DATA CONVERTER DRIFT

Understanding the Terms and Definitions of LDO Voltage Regulators

Programmable Single-/Dual-/Triple- Tone Gong SAE 800

LM388 LM W Audio Power Amplifier

RETRIEVING DATA FROM THE DDC112

VT-802 Temperature Compensated Crystal Oscillator

ICS SPREAD SPECTRUM CLOCK SYNTHESIZER. Description. Features. Block Diagram DATASHEET

How To Close The Loop On A Fully Differential Op Amp

HEF4021B. 1. General description. 2. Features and benefits. 3. Ordering information. 8-bit static shift register

PACKAGE OUTLINE DALLAS DS2434 DS2434 GND. PR 35 PACKAGE See Mech. Drawings Section

HOW TO GET 23 BITS OF EFFECTIVE RESOLUTION FROM YOUR 24-BIT CONVERTER

Cold-Junction-Compensated K-Thermocoupleto-Digital Converter (0 C to C)

ICS514 LOCO PLL CLOCK GENERATOR. Description. Features. Block Diagram DATASHEET

CA723, CA723C. Voltage Regulators Adjustable from 2V to 37V at Output Currents Up to 150mA without External Pass Transistors. Features.

1 TO 4 CLOCK BUFFER ICS551. Description. Features. Block Diagram DATASHEET

TRIPLE PLL FIELD PROG. SPREAD SPECTRUM CLOCK SYNTHESIZER. Features

DS2187 Receive Line Interface

L78MxxAB L78MxxAC. Precision 500 ma regulators. Features. Description

V CC TOP VIEW. f SSO = 20MHz to 134MHz (DITHERED)

Data sheet acquired from Harris Semiconductor SCHS078C -- Revised October 2003

Pressure Transducer to ADC Application

DRM compatible RF Tuner Unit DRT1

PAM8403. Description. Pin Assignments. Features. Applications. Typical Applications Circuit. A Product Line of. Diodes Incorporated

DATA SHEET. TDA1518BQ 24 W BTL or 2 x 12 watt stereo car radio power amplifier INTEGRATED CIRCUITS

Features. Modulation Frequency (khz) VDD. PLL Clock Synthesizer with Spread Spectrum Circuitry GND

SPREAD SPECTRUM CLOCK GENERATOR. Features

HEF4011B. 1. General description. 2. Features and benefits. 3. Ordering information. 4. Functional diagram. Quad 2-input NAND gate

LM1036 Dual DC Operated Tone/Volume/Balance Circuit

TS555. Low-power single CMOS timer. Description. Features. The TS555 is a single CMOS timer with very low consumption:

14-stage ripple-carry binary counter/divider and oscillator

IrDA Transceiver with Encoder/Decoder

Simplifying System Design Using the CS4350 PLL DAC

Description. Table 1. Device summary. Order code Temperature range Package Packaging Marking

DATA SHEET. TDA8560Q 2 40 W/2 Ω stereo BTL car radio power amplifier with diagnostic facility INTEGRATED CIRCUITS Jan 08

INTEGRATED CIRCUITS DATA SHEET. TDA7000 FM radio circuit. Product specification File under Integrated Circuits, IC01


August 2001 PMP Low Power SLVU051

DATA SHEET. TDA1510AQ 24 W BTL or 2 x 12 W stereo car radio power amplifier INTEGRATED CIRCUITS

3-to-8 line decoder, demultiplexer with address latches

LM138,LM338. LM138/LM338 5-Amp Adjustable Regulators. Literature Number: SNVS771A

28V, 2A Buck Constant Current Switching Regulator for White LED

Spread-Spectrum Crystal Multiplier DS1080L. Features

LM1084 5A Low Dropout Positive Regulators

Precision, Unity-Gain Differential Amplifier AMP03

DS1621 Digital Thermometer and Thermostat

NTE2053 Integrated Circuit 8 Bit MPU Compatible A/D Converter

74HCU General description. 2. Features and benefits. 3. Ordering information. Hex unbuffered inverter

MC Low noise quad operational amplifier. Features. Description

74HC377; 74HCT General description. 2. Features and benefits. 3. Ordering information

LM118/LM218/LM318 Operational Amplifiers

LC 2 MOS Signal Conditioning ADC with RTD Excitation Currents AD7711

FM75 Low-Voltage Two-Wire Digital Temperature Sensor with Thermal Alarm

TS34119 Low Power Audio Amplifier

Transcription:

For most current data sheet and other product information, visit www.burr-brown.com 16-Bit Stereo DIGITAL-TO-ANALOG CONVERTER with Interface FEATURES INTEGRATED USB INTERFACE: Full-Speed Transceiver Supports 12Mbps Data Transfer. Fully Compliant with the USB 1. Specification. Adaptive Mode for Isochronous Transfer. Self-Powered Device. ACCEPTS 16-BIT STEREO AND MONO USB AUDIO DATA STREAMS. ANALOG PERFORMANCE (V CC = 5V): Dynamic Range: 1dB (typ at 16-bit) SNR: 15dB (typ) THD+N:.2% (typ at 16-bit) Full-Scale Output: 3.1Vp-p 8X OVERSAMPLING DIGITAL FILTER: Passband:.454f S Stopband:.546f S Passband Ripple: ±.2dB Stopband Attenuation: 82dB SAMPLING RATE (F S ): 32kHz, 44.1kHz, 48kHz ON-CHIP CLOCK GENERATOR WITH SINGLE 12MHz CLOCK SOURCE MULTI-FUNCTIONS: Digital Attenuator: db to 64dB, 1dB/step Soft Mute Zero Flag Suspend Flag Playback Flag DUAL POWER SUPPLIES: +5V for Analog portion +3.3V for Digital portion PACKAGE: SSOP-28 APPLICATIONS STAND-ALONE USB AUDIO SPEAKERS CRT/LCD INTEGRATED USB AUDIO SPEAKERS USB AUDIO AMPLIFIERS OTHER USB AUDIO APPLICATIONS DESCRIPTION The is a single chip digital-to-analog converter offering two D/A output channels and an integrated USB 1. compliant interface controller. The newly developed SpAct (Sampling Period Adaptive Controlled Tracking) system recovers a stable, lowjitter clock for internal PLL and DAC operation from the USB interface audio data. The is based upon Burr-Brown s Enhanced Multi-level Delta-Sigma Modulator, an 8x oversampling digital interpolation filter, and an analog output low-pass filter. The can accept a 48kHz, 44.1kHz and 32kHz sampling rates, using either 16-bit stereo or monaural audio data. Digital attenuation and softmute features are included, and are controlled via USB audio class request. Patents Pending. SpAct is a trademark of Burr-Brown Corporation. International Airport Industrial Park Mailing Address: PO Box 114, Tucson, AZ 85734 Street Address: 673 S. Tucson Blvd., Tucson, AZ 8576 Tel: (52) 746-1111 Twx: 91-952-1111 Internet: http://www.burr-brown.com/ Cable: BBRCORP Telex: 66-6491 FAX: (52) 889-151 Immediate Product Info: (8) 548-6132 SBAS142 1 2 Burr-Brown Corporation PDS-1584A Printed in U.S.A. May, 2

SPECIFICATIONS At T A = +25 C, V CC = V CC L = V CC R = V CC P = 5.V, V DD = V DD C = 3.3V, f S = 44.1MHz, signal frequency = 1kHz and 16-bit data, unless otherwise specified. E PARAMETER CONDITIONS MIN TYP MAX UNITS RESOLUTION 16 Bits HOST INTERFACE Supports USB revision 1., Full Speed DIGITAL FORMAT Audio Data Format USB ISOCHRONOUS OUT Audio Data Bit Length 16 Audio Data Channel 1, 2 Sampling Frequency (f S ) 32, 44.1, 48 DIGITAL INPUT/OUTPUT Input Logic Level V (1) IH 2. VDC V (1) IL.8 VDC V (2) IH.7 V DD VDC V (2) IL.7 V DD VDC Input Logic Current I (1) IH V IN = V DD +65 +1 µa I (1) IL V IN = V ±1 µa I (2) IH V IN = V DD ±1 µa I (2) IL V IN = V ±1 µa Output Logic Level V (3) OH I OH = 1mA 2.8 VDC V (3) OL I OL = +1mA.5 VDC DYNAMIC PERFORMANCE (4) THD+N at V OUT = db.2.5 % THD+N at V OUT = 6dB 1.2 % Dynamic Range EIAJ, A-Weighted 96 1 db SIgnal-to-Noise Ratio EIAJ, A-Weighted 1 15 db Channel Seperation 98 13 db DC ACCURACY Gain Error ±1. ±3. % of FSR Gain Mismatch, Channel-to-Channel ±1. ±3. % of FSR Bipolar Zero Error V OUT =.5 V CC at BPZ ±3 ±6 mv ANALOG OUTPUT Output Voltage Full-Scale( db) 62% of V CC Vp-p Center Voltage 5% of V CC VDC Load Impedance AC-Load 5 kω DIGITAL FILTER PERFORMANCE Passband ±.2dB.454f S Passband 3dB.49f S Stopband.546f S Passband Ripple ±.2 db Stopband Attenuation Stopband =.546f S 75 db Stopband Attenuation Stopband =.567f S 82 db Delay Time 34/f S 11 s ANALOG FILTER PERFORMANCE Frequency Response at 2kHz.2 db POWER SUPPLY REQUIREMENTS Voltage Range V DD, V DD C +3. +3.3 +3.6 VDC V CC, V CC L, V CC R, V CC P +4.5 +5. +5.5 VDC Supply Current I DD V DD = V DD C = 3.3V 22 3 ma I CC V CC = V CC L = V CC R = V CC P = 5.V 18 25 ma Power Dissipation V DD = V DD C = 3.3V, and V CC = V CC L = V CC R = V CC P = 5.V 165 225 mw TEMPERATURE RANGE Operation Temperature 7 C Storage Temperature 55 +125 C Thermal Resistance, θ JA SSOP-28 1 C/W NOTES: (1) Pins 8, 13, 14, 15, 16: V BUS, TEST3 TEST2 TEST1, TEST. (2) Pin1: XTI. (3) Pins 1, 11, 12, 28: PLYBCK, SSPND, ZERO, XTO. (4) The dynamic performance is based upon ideal host signal quality, and may vary according to the system. Dynamic performance specifications are tested using a Shibasoku #725 THD Meter with 4Hz HPF, 3kHz LPF, Average Mode, and 2kHz Bandwidth limiting. The load connected to the analog output is 5kΩ, or larger, via AC coupling. The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user s own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems. 2

Top View XTI V DD C DGNDC V DD DGND D+ D V BUS DGNDU PLYBCK SSPND ZERO TEST3 TEST2 1 2 3 4 5 6 7 8 9 1 11 12 13 14 28 27 26 25 24 23 22 21 2 19 18 17 16 15 XTO V CC P AGNDP V CC L AGNDL V OUT L V CC V COM AGND V OUT R AGNDR V CC R TEST TEST1 SSOP PIN NAME TYPE DESCRIPTIONS 1 XTI IN Crystal Oscillator Input. (1) 2 V DD C Digital Power Supply for Clock Generator, +3.3V. 3 DGNDC Digital Ground for Clock Generator. 4 V DD Digital Power Supply, +3.3V. 5 DGND Digital Ground. 6 D+ IN/OUT USB Differential Input/Output Plus. 7 D IN/OUT USB Differential Input/Output Minus. 8 V BUS IN USB Bus Power (this pin NEVER consumes USB bus power). (2) 9 DGNDU Digital Ground for USB Transceiver. 1 PLYBCK OUT Playback flag, active LOW (LOW: playback, HIGH: idle). 11 SSPND OUT Suspend flag, active LOW (LOW: suspend, HIGH: operational). 12 ZERO OUT Zero flag (LOW: Normal, HIGH: ZERO.) 13 TEST3 IN Test pin 3. Connect to digital ground. (2) 14 TEST2 IN Test pin 2. Connect to digital ground. (2) 15 TEST1 IN Test pin 1. Connect to digital ground. (2) 16 TEST IN Test pin. Connect to digital ground. (2) 17 V CC R Analog Supply for R-channel, +5V. 18 AGNDR Analog Ground for R-channel. 19 V OUT R OUT Analog Output for R-channel. 2 AGND Analog Ground. 21 V COM DC Common-Mode Voltage for DAC. 22 V CC Analog Supply, +5V. 23 V OUT L OUT Analog Output for L-channel. 24 AGNDL Analog Ground for L-channel. 25 V CC L Analog Supply for L-channel, +5V. 26 AGNDP Analog Ground for PLL. 27 V CC P Analog Supply for PLL, +5V. 28 XTO OUT Crystal Oscillator Output. NOTES: (1) 3.3 V tolerant. (2) Schmitt trigger input with internal pull-down, 5V tolerant. ABSOLUTE MAXIMUM RATINGS (1) Supply Voltage (2)... +6.5V Supply Voltage (3)... +4.V Supply Voltage Differences (4)... ±.1V Supply Voltage Differences (5)... ±.1V Ground Voltage Differences (6)... ±.1V Digital Input Voltage (7)....3V to V DD +.3V Digital Input Voltage (8)....3V to 6.5V Analog Input Voltage....3V to V CC +.3V Input Current (any pins except supplies)... ±1mA Operating Temperature... 25 C to +85 C Storage Temperature... 55 C to +125 C Junction Temperature... +15 C Lead Temperature (soldering, 5s)... +26 C Package Temperature (IR reflow, peak, 1s)... +235 C NOTES: (1) Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods may affect device reliability. (2) V CC, V CC L, V CC R, V DD P. (3) V DD, V DD C. (4) Among V CC, V CC L, V CC R, V CC P. (5) Among V DD, V DD C. (6) Among AGND, AGNDL, AGNDR, AGNDP, DGND, DGNDC, and DGNDU. (7) XTI, D+, D, PLYBCK, SSPND, ZERO, XTO. (8) V BUS, TEST#, TEST2, TEST1, TEST. ELECTROSTATIC DISCHARGE SENSITIVITY This integrated circuit can be damaged by ESD. Burr-Brown recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage. ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications. PACKAGE/ORDERING INFORMATION PACKAGE SPECIFIED DRAWING TEMPERATURE PACKAGE ORDERING TRANSPORT PRODUCT PACKAGE NUMBER RANGE MARKING NUMBER (1) MEDIA E SSOP-28 324 C to +7 C E E Rails " " " " " E/2K Tape and Reel NOTE: (1) Models with a slash (/) are available only in Tape and Reel in the quantities indicated (e.g., /2K indicates 2 devices per reel). Ordering 2 pieces of E/2K will get a single 2-piece Tape and Reel. 3

BLOCK DIAGRAM USB I/F mclk USB Packet Data wrclk FIFO Audio Data PLYBCK SSPND ZERO rdclk V CC L AGNDL V CC R AGNDR D+ D V BUS DGNDU 8x Oversampling Digital Filter System Clock Multi- Level Delta- Sigma Modulator DAC DAC Low-Pass Filter Low-Pass Filter V OUT L V COM V OUT R V DD C DGNDC USB Clock Generator SpAct Audio Clock Generator Crystal OSC Power Supply XTI XTO V DD P DGNDP V CC AGND V DD DGND 4

TYPICAL PERFORMANCE CURVES All specifications at T A = +25 C, V CC = V CC L = V CC R = V CC P = 5.V, V DD = V DD C = 3.3V, f S = 44.1MHz, signal frequency = 1kHz and 16-bit data, unless otherwise specified. DIGITAL FILTER PERFORMANCE FREQUENCY RESPONSE.3 PASSBAND RIPPLE 2 4 6.2.1 (db) 8 (db) 1 12 14.1.2 16.5 1 1.5 2 2.5 3 3.5 4 Frequency (x f S ).3.1.2.3.4.5 Frequency (x f S ) ANALOG FILTER PERFORMANCE 1 ANALOG FILTER PERFORMANCE (1MHz-1Hz) 1 ANALOG FILTER PERFORMANCE (1MHz-1MHz) 1 1 Response (db) 2 3 4 Response (db) 2 3 4 5 5 6 1 1k 1k 1k 1M 1M Frequency (Hz) 6 1 1k 1k 1k 1M Frequency (Hz) 5

TYPICAL PERFORMANCE CURVES (Cont.) All specifications at T A = +25 C, V CC = V CC L = V CC R = V CC P = 5.V, V DD = V DD C = 3.3V, f S = 44.1MHz, signal frequency = 1kHz and 16-bit data, unless otherwise specified. ANALOG DYNAMIC PERFORMANCE.3 THD+N (db) vs T A 16 DYNAMIC RANGE vs T A THD+N (db) (%).2 Dynamic Range (db) 14 12 1 98.1 1 1 2 3 4 5 6 7 8 T A ( C) 96 1 1 2 3 4 5 6 7 8 T A ( C) 11 SOUND-TO-NOISE RATIO vs T A 18 CHANNEL SEPARATION vs T A SNR (db) 18 16 14 12 Channel Separation (db) 16 14 12 1 1 1 1 2 3 4 5 6 7 8 T A ( C) 98 1 1 2 3 4 5 6 7 8 T A ( C).3 THD+N (db) vs V CC 16 DYNAMIC RANGE vs V CC 14 THD+N (db) (%).2 Dynamic Range (db) 12 1 98.1 4.25 4.5 4.75 5. 5.25 5.5 5.75 V CC (V) 96 4.25 4.5 4.75 5. 5.25 5.5 5.75 V CC (V) 6

TYPICAL PERFORMANCE CURVES (Cont.) All specifications at T A = +25 C, V CC = V CC L = V CC R = V CC P = 5.V, V DD = V DD C = 3.3V, f S = 44.1MHz, signal frequency = 1kHz and 16-bit data, unless otherwise specified. 11 SOUND-TO-NOISE RATIO vs V CC 18 CHANNEL SEPEARATION vs V CC SNR (db) 18 16 14 12 Channel Separation (db) 16 14 12 1 1 4.25 4.5 4.75 5. 5.25 5.5 5.75 V CC (V) 98 4.25 4.5 4.75 5. 5.25 5.5 5.75 V CC (V) 7

THEORY OF OPERATION USB INTERFACE The description of the USB interface complies with Universal Serial Bus specification Rev. 1.. Control and audio data are both transferred to the via D+ (pin 6) and D (pin 7). All data to/from the are transferred at full-speed. V BUS (pin 8) and DGNDU (pin 9) are also connected to the USB bus. V BUS (pin 8) never consumes USB bus power, it is used only for detecting the connection of the USB bus. The following information is provided in the device descriptor. USB Revision 1. Device Class x (device defined interface level) Device Subclass x (not specified) Device Protocol x (not specified) Max Packet Size for Endpoint 8 byte Vendor ID x8bb Device ID x272 Release 1. TABLE I. Device Definition. DEVICE CONFIGURATION Figure 1 illustrates USB audio function topology. The has two interfaces. Each interface is constructed by some alternative setting. Interface # has one alternative setting. Alternative setting # describes the standard audio control interface. The audio control interface is constructed by a terminal. The has the following three terminals. Input Terminal (IT) Output Terminal (OT) Feature Unit (FU) The Input Terminal is defined as USB stream (terminal type x11). The Input Terminal can accept 2-channel audio streams comprised of left and right channel data. The Output Terminal is defined as a speaker (terminal type x31). The Feature Unit supports the following sound control features. Volume Control Mute Control The built-in digital volume controller can be manipulated by an audio class specific request from.db to 64.dB in steps of 1.dB. Each channel can be set independently. The master volume control is also supported. The built-in digital mute controller can be manipulated by an audio class specific request. A master mute-control request is acceptable. A request to an individual channel will be stalled and ignored. Interface #1 has three alternative settings. Alternative setting # is the Zero Bandwidth setting. Alternative setting #1 is the 16-Bit Stereo setting, and is an operational setting. Alternative setting #2 is the 16-Bit Monaural setting, and is also an operational setting. The has the following two endpoints. Control Endpoint (EP #) Isochronous Audio Data Stream Endpoint (EP #2) The Control Endpoint is a default endpoint and is used to control all functions of the by the standard USB request and the USB audio class specific request. The Isochronous Audio Data Stream Endpoint is an audio sink endpoint, which receives the PCM audio data, and accepts the adaptive transfer mode. Endpoint # Default Endpoint Endpoint #2 Audio Streaming Interface (IF #1) IT TID1 FU UID3 OT TID2 Analog Out Standard Audio Control Interface (IF #) NOTE: IT = Input Terminal (Terminal ID #1); OT = Output Terminal (Terminal ID #2); FU = Feature Unit (Unit ID #3). FIGURE 1. USB Audio Function Topology. 8

CLOCK AND RESET The requires a 12MHz (±5ppm) clock for USB and audio functions, which may be generated by an on-chip crystal oscillator with external 12MHz crystal resonator, or supplied by an external clock applied at XTI (pin1). The 12MHz crystal resonator must be connected to XTI (pin 1) and XTO (pin 28), along with a 1MΩ resistor and two small capacitors (value is dependent upon the specified load capacitance of the crystal resonator). If an external clock is used, the clock must be supplied at XTI, and XTO must be left open. The clock signal applied at XTI must be +3.3V logic level, as this input is not +5V tolerant. Figures 2 and 3 illustrate the circuit connections required for crystal and external clock options. The includes an internal power-on reset circuit, which automatically initializes digital logic when V DD exceeds 2.V typical (range: 1.6V to 2.4V). Initialization requires approximately 35µs for completion. The V DD supply must rise to 2.V within 1ms for proper power-on sequence operation. INTERFACE SEQUENCE Power-on, Attach, and Playback Sequence The is ready for setup when the reset sequence has finished and the USB bus is connected. After connection is established, the is ready to accept USB audio data. While waiting for audio data (idle state), the analog outputs are set to bipolar zero (BPZ) and the zero flag, ZERO (pin 12), is set to HIGH. When receiving the audio data, the stores the first audio packet, which contains 1ms of audio data, into an internal storage buffer. The starts playing the audio data upon detection of the Start of Frame (SOF) packet. See Figures 4 and 5 for the normal operation sequence. 1 XTI 12MHz External Clock 1 XTI XTAL 12MHz 1MΩ 28 XTO Must Be Left Open 28 XTO FIGURE 2. 12MHz Crystal Resonator Connection. FIGURE 3. External 12MHz Clock Input Connection. 9

1ms V DD 2.V (1.6 to 2.4V) V V BUS 1st SOF 1st Audio Data 2nd Audio Data D+/D SOF SOF SOF SOF PLYBCK SSPND 1ms ZERO 23ms (124/f S ) V OUT L V OUT R 35µs Internal Reset Ready for Setup Device Setup Attach (connect to USB bus) 1ms Ready for Playback FIGURE 4. Connecting the to the USB Bus After Power-On. 1ms V DD 2.V (1.6 to 2.4V) V V BUS 1st SOF 1st Audio Data 2nd Audio Data D+/D SOF SOF SOF SOF PLYBCK SSPND 1ms ZERO 23ms (124/f S ) V OUT L V OUT R 35µs Device Setup 1ms Internal Reset Ready for Setup Ready for Playback Attach (connect to USB bus) FIGURE 5. Connecting the to the USB Bus Prior to Power-On. 1

Play, Stop, and Detach sequence When host finishes or aborts audio playback, the will stop playing after the last transmitted audio data has been received. Figure 6 shows the operation sequence for play, stop, and detach. SSPND upon detection of a suspend state on the USB port, SSPND (pin 11) is switched LOW. ZERO if the PCM audio input data is continuously zero for 124 sampling periods (1/f S ), ZERO (pin12) is switched to HIGH. PLYBCK, SSPND, AND ZERO FLAG PLYBCK, SSPND, and Zero flag in Figures 4, 5, and 6 are defined as follows. PLYBCK while PCM audio input data is playing back, PLYBCK (pin 1) is switched LOW. TEST PINS The has four test pins TEST (pin 16), TEST1 (pin 15), TEST2 (pin 14), and TEST3 (pin 13) which are used solely for testing at the factory. These pins must be connected to a digital ground for proper operation. V BUS Audio Data Audio Data Last Audio Data D+/D SOF SOF SOF SOF SOF SOF PLYBCK SSPND ZERO V OUT L V OUT R 1ms 23ms (124/f S ) 4ms Detach FIGURE 6. Play, Stop, and Detach. C 1 X 1 12MHz C 2 R 4 1 XTI XTO 28 +3.3V 2 V DD C V CC P 27 +5V C 3 C 4 3 DGNDC AGNDP 26 4 V DD V CC L 25 USB Series B Connector R 2 R 3 C 5 5 6 7 8 DGND D+ D V BUS AGNDL V OUT L V CC V COM 24 23 22 21 C 6 C 9 + C 7 POST LPF L-Channel 9 1 11 DGNDU PLYBCK SSPND AGND V OUT R AGNDR 2 19 18 POST LPF R-Channel 12 ZERO V CC R 17 C 8 13 TEST3 TEST 16 14 TEST2 TEST1 15 NOTE: C 1, C 2 : 1pF to 33pF (depending on Crystal Resonator); C 3,C 4 :.1µF 1-1µF; C 5 to C 8 :.1µF Ceramic each and two 1µF to 1µF for 5V and 3.3V; C 9 : 1µF; R 1 : 1.5kΩ; R 2, R 3 : 22Ω; R 4 : 1MΩ; X 1 : Crystal Resonator (fundamental mode, parallel resonant). FIGURE 7. Typical Connection Diagram. 11

PACKAGE OPTION ADDENDUM www.ti.com 3-Oct-23 PACKAGING INFORMATION ORDERABLE DEVICE STATUS(1) PACKAGE TYPE PACKAGE DRAWING PINS PACKAGE QTY E ACTIVE SSOP DB 28 47 E/2K ACTIVE SSOP DB 28 2 (1) The marketing status values are defined as follows: ACTIVE: Product device recommended for new designs. LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect. NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available. OBSOLETE: TI has discontinued the production of the device.

IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI s terms and conditions of sale supplied at the time of order acknowledgment. TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI s standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed. TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards. TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI. Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements. Following are URLs where you can obtain information on other Texas Instruments products and application solutions: Products Applications Amplifiers amplifier.ti.com Audio www.ti.com/audio Data Converters dataconverter.ti.com Automotive www.ti.com/automotive DSP dsp.ti.com Broadband www.ti.com/broadband Interface interface.ti.com Digital Control www.ti.com/digitalcontrol Logic logic.ti.com Military www.ti.com/military Power Mgmt power.ti.com Optical Networking www.ti.com/opticalnetwork Microcontrollers microcontroller.ti.com Security www.ti.com/security Telephony www.ti.com/telephony Video & Imaging www.ti.com/video Wireless www.ti.com/wireless Mailing Address: Texas Instruments Post Office Box 65533 Dallas, Texas 75265 Copyright 23, Texas Instruments Incorporated