Overview of SDH and SONET overhead processing commonalities and differences.



Similar documents
Overview of SDH and SONET overhead processing commonalities and differences.

Course 13 SDH/SONET multiplexing strategy

Setting Alarms and Inserting Errors

10 Gigabit Ethernet WAN PHY

Synchronous Optical Network (SONET)

DigiPoints Volume 1. Student Workbook. Module 5 Growing Capacity Through Technology

A Brief Overview of SONET Technology

SONET. Pocket Guide. Synchronous Optical Networks

It explains the differences between the Plesiochronous Digital Hierarchy and the Synchronous Digital Hierarchy.

SDH Telecommunications Standard Primer

AT&T Private Line Service OC-192 SERVICE DESCRIPTION AND INTERFACE SPECIFICATION

The Fundamentals of SDH

2-port STM-1/OC-3 Channelized E1/T1 Line Card for Cisco Series Internet Routers

Principles of Circuit Switched Networks. John S Graham Indiana University

The Fundamentals of SONET

Cisco 2-Port and 4-Port OC-3c/STM-1c POS Shared Port Adapters

Guidelines for Application of OTN TCM

System Maintenance and Monitoring

Fundamentals of SONET/SDH

WAN Interface Sublayer (WIS) Update

Interfaces and Payload Testing

Understanding Error Checking Using Parity Bytes in SDH/SONET Networks

E1+Jitter+Wander+Data

Performance Management and Fault Management. 1 Dept. of ECE, SRM University

Course 12 Synchronous transmission multiplexing systems used in digital telephone networks

The Fundamentals of DS3

Lecture 12 Transport Networks (SONET) and circuit-switched networks

Computer Networks II

RECOMMENDATION ITU-R S.1251

New WAN PHY Approach Proposals

10G LAN PHY over G.709 OTN: A Service Provider Prospective

Configuring POS. POS on the ML-Series Card. ML-Series SONET and SDH Circuit Sizes CHAPTER

Chapter 4 T1 Interface Card

Protocol Overhead in IP/ATM Networks

SONET-SDH. Fabio Neri e Marco Mellia Gruppo Reti Dipartimento di Elettronica nome.cognome@polito.it

DigiPoints Volume 1. Leader Guide. Module 5 Growing Capacity Through Technology

Cisco 1-Port Channelized STM-1/OC-3 Shared Port Adapter Version 2

SDH and WDM: a look at the physical layer

SDH and WDM A look at the physical layer

INTERNATIONAL TELECOMMUNICATION UNION

OmniBER 718 communications performance analyzer

G.8032 Ethernet Ring Protection Overview. March, 2008 ITU-T Q9 SG 15

VOL. 1. Pocket Guide

Customer Interface Publication: CIP024

Suppliers' Information Note. Broadcast Access: 140MBit/s. Service and Interface Description

BROADBAND AND HIGH SPEED NETWORKS

VictoriaSTM-N/OC-M. Universal, Compact, User-Friendly. SDH/SONET PDH, T-Carrier, ATM and IP

Chap 4 Circuit-Switching Networks

PA-MC-T3 Multi-Channel T3 Synchronous Serial Port Adapter Enhancement

DEPARTEMENT SIGNAL ET TELECOMMUNICATION

SNMP Network Node Manager (NNM) Setup Guide

1. Overview. 2. F-bit Utilization

ANT-20, ANT-20E Advanced Network Tester PDH MUX/DEMUX

Cisco 1-, 2-, and 4-Port OC-48c/STM-16c POS/ RPR Shared Port Adapter

Channel Bonding in DOCSIS 3.0. Greg White Lead Architect Broadband Access CableLabs

GPON Section Reporter: 王 依 盈

Operations Documentation. Node Operations and Maintenance Guide

A review of Plesiochronous Digital Hierarchy (PDH) and Synchronous Digital Hierarchy (SDH)

RADview/TDM. Element Management System for TDM Applications Optimux-T RAD Data Communications Publication 06/05

S4000TH HART. HART Communication Manual

Configuring E1 and T1 Interfaces

Serial Communications / Protocol in AirTest Products

Welcome to the Introduction to Controller Area Network web seminar My name is William Stuart, and I am a Applications Engineer for the Automotive

Introduction. Background

Monitoring and Testing

Ethernet over SONET. Dr. John S. Graham University of London Computer Centre

TECHNICAL SPECIFICATION TSPE 2084 U 0 INTERFACE FOR ISDN BASIC ACCESS

FURTHER READING: As a preview for further reading, the following reference has been provided from the pages of the book below:

Making Ethernet Over SONET Fit a Transport Network Operations Model

EUROPEAN ETS TELECOMMUNICATION May 1995 STANDARD

SRX 210 Services Gateway T1/E1 Mini-Physical Interface Module

Ultra High-Speed SONET Fiber-Optic Transmission System

Voice over IP. Demonstration 1: VoIP Protocols. Network Environment

Appendix D T1 Overview

Transport Layer Protocols

OC3-12/STM-1/4 Analysis and Emulation (& rec/playback)system ATM/POS Analysis

Adtech Data Link Simulators.

SLA Monitoring in Next Generation Networks. Charles Barry CEO, Brilliant Telecommunications ITSF, London, November 2007

A Tutorial on SONET/SDH Automatic Protection Switching (APS) Technology White Paper. Steve Gorshe Principal Engineer

Digital Subscriber Line (DSL) Transmission Methods

FIBER OPTIC COMMUNICATIONS. Optical Fibers

Advanced Test Equipment Rentals ATEC (2832)

FAST TUTORIALS FOR TIME-CHALLENGED TECHNICIANS

Internet Firewall CSIS Packet Filtering. Internet Firewall. Examples. Spring 2011 CSIS net15 1. Routers can implement packet filtering

MPLS Environment. To allow more complex routing capabilities, MPLS permits attaching a

Packet-over-SONET/SDH

Raj Jain. The Ohio State University Columbus, OH These slides are available on-line at:

Configuring E1 and T1 Interfaces

Chapter 11: WAN. Abdullah Konak School of Information Sciences and Technology Penn State Berks. Wide Area Networks (WAN)

DS-3 Technology and Testing Overview

The MTS-8000 Transport Module SDH, PDH, and Ethernet Test Module for the MTS-8000

Network traffic monitoring and management. Sonia Panchen 11 th November 2010

Computer Networks. Data Link Layer

Cisco 1-Port 10-Gigabit Ethernet LAN/WAN-PHY SPA. Port Adapter. Product Overview

DS26303 OCTAL 3.3V T1/E1/J1 SHORT HAUL LIU PRODUCT BRIEF

Data Link Layer Overview

APPROVED POKER MACHINES GTA TICKET PRINTER SPECIFICATIONS V4.20

Transcription:

& commonalities and differences 1 of 6 20/05/03 Overview of and overhead processing commonalities and differences. The information is based on ITU-T G.707, G.783 and ETSI EN 300 417-x-1 (x=1..7,9) The information is based on ANSI T1.105, T1.231 and Telcordia GR253 If you find errors or have additional information or remarks, please notify me: hhelvoort@chello.nl A Adaptation function PJE+ positive Pointer Justification Event AIS Alarm Indication Signal PJE- negative Pointer Justification Event AISS AIS Seconds PDI Payload Defect Indicator APS Automatic Protection Switch PLM PayLoad Mismatch AU Administrative Unit PM Performance Monitoring BIP Bit Interleaved parity PPJC Positive Pointer Justification Counter C Connection function Termination function DEG DEGraded (based on 10 -x algorithm) RDI Remote Defect Indication DEG(EB) DEGraded (based on Errored Blocks per RDIc Remote connectivity Defect Indication second) RDIp Remote payload Defect Indication ERDI Enhanced RDI RDIs Remote server Defect Indication EXC EXCessive based on 10 -x algorithm REI Remote Error Indication F_EBC Far end - Errored Block Count RFI Remote Failure Indication F_DS Far end - Defect Second SD Signal Degrade FOP Failure Of Protocol SEFS Severely Errored Frame Second LOF Loss Of Frame SF Signal fail LOP Loss Of Pointer SPE Synchronous Payload Envelope LOPS LOP Seconds STS Synchronous Transport Signal N_EBC Near end - Errored Block Count TCA Threshold Crossing Alert N_DS Near end - Defect Second TIM Trace identifier Mismatch NDF New Data Flag TU Tributary Unit Non Intrusive Monitor function UNEQ Unequipped NPJC Negative Pointer Justification Counter VC Virtual Container OFS Out of Frame Second VCAT Virtual concatenation VT Virtual Tributary OH byte Direction Process Location Regenerator Section Section RS-0/1/4/16/64/256 STS-1/3/12/48/192/768 insertion y y defect detection - reporting OOF: 5 frames LOF: 3 ms with filtering OOF: 4 frames LOF: 3 ms A1A2 - frame alignment PM (OFS [SEFS]) n y signal y y consequent action - AIS downstream y y consequent action - RDI upstream y y y y calculation y y defect detection - reporting y DEG (in regen. appl.) n B1 - BIP8 PM N_EBC y, block size under study y, based on BIP8 violations Protection Switching SF [10e-x x=3,4,5] n n [x=3] Protection Switching SD [10e-x x=5 9] n n [x=6] TCA 10e-x x=5 9] n y [x=6] insertion #1..#N #1..#3N C1 - OBSOLETE J0 - section trace identifier Z0 - growth E1 - Order Wire F1 - user channel D1-D3 - RS DCC ignored y y insertion 16 byte string (optinal 0x01H) 1 byte (optional 16 byte string) defect detection - reporting y - TIM n y n consequent action - AIS downstream y n consequent action - RDI upstream n/a n/a n/a n/a y y insertion -fixed stuff (N-1) Z0 bytes (3N-1) Z0 bytes ignore y y insertion - external y y (but not used) extract y y (but not used) insertion - internal or external y n, optional extract y n insertion y y extract y y

& commonalities and differences 2 of 6 20/05/03 NU - national use unmarked insertion - fixed stuff or external y fixed stuff ignore y y insertion - fixed stuff: all-0's y y ignore y y OH byte Direction Process Location Multiplex Section Line MS-0/1/4/16/64/256 STS-1/3/12/48/192/768 calculation y y B2 - BIP24N defect detection - reporting y - ddeg(eb) Y - dexc/ddeg PM N_EBC y?n y (defect and PM based on Protection Switching SF [10e-x x=3,4,5] n on DEG(EB), y on EXC Y [x=3] BIP24N violations) Protection Switching SD [10e-x x=5 9] y y [x=6] TCA [10e-x x=5 9] n y [x=6] E2 - Order Wire insertion - external extract D4-D12 - MS DCC insertion y y extract y y K1[1-8] K2[1-5(8)] linear APS K1[1-8] K2[1-8] ring APS K2[6-8] RDI [RDI-L] K2[6-8] - MS-AIS M1 - REI [REI-L] (PM based on BIP24N violations) NU - national use S1 - synchronisation status message Z1, Z2 - growth unmarked insertion K2[6-8] not used K2[6-8] used for switching type indication extraction K2[6-8] not used K2[6-8] used for switching type indication defect - FOP y y insertion y y extraction y y defect -FOP y y insertion min 1 frame min 20 frames defect RDI y y PM F_DS y y - defect detection - reporting y - AIS y AIS-L y y consequent action - AIS downstream y y consequent action - RDI upstream y y y y insert BIP violation number MS-0: n/a STS-1: n/a MS-1/4/16/64/256: y STS-3/12/48/192/768: y PM F_EBC MS-0: n/a STS-1: n/a MS-1/4/16/64/256: y STS-3/12/48/192/768: y insertion - fixed stuff or external y fixed stuff (all-0 s) ignore y y insertion code set code set extract code set code set consequent action -.. insertion - fixed stuff: all-0's n.a. y ignore n.a. y insertion - fixed stuff: all-0's y y ignore y y OH byte Direction Process Location Administrative Unit AU-3/4/4-4c/4-16c/4-64c STS-1/3c/12c/48c/192c H1H2 AU [STS] and pointer generation A ss = 10 ss = 10 (old ss = 00) TU-3 pointer consequent action AIS downstream A 250 s 125 s increment action decrement action new pointer action non-gapped pointer adjustments enhanced wander performance (dithering A n n method to reduce wander) PM PJE+, PJE- A y n PM PPJC-Gen, NPJC-Gen, PJCS-Gen, PJCDiff SS-bits A ignore ignore pointer interpretation A y (see Note) y (see Note) increment detection A majority of D bits majority of D bits, or 8 out of 10 decrement detection A majority of I bits majority of I bits, or 8 out of 10 NDF enabled detection

& commonalities and differences 3 of 6 20/05/03 H1H2 AU [STS] pointer defect - AIS defect - LOP PM PPJC-Det, NPJC-Det, PJCS-Det consequent action - AIS (on defect) A 250 s 125 s consequent action - AIS (on AIS indication) consequent action - RDI upstream consequent action - ERDI-server n y AU [STS] multiplex structure determination A MS-SPring limited to the AU s being part of the protection capacity in a MS SPRING ring that are not deselected (locked out). Other AU s may only change type on provisioning. BLSR, STS pipe Automatic mode default, Fixed mode selectable per STS3 group. insertion - data during justification action H3 AU [STS] insertion - fixed stuff otherwise justification opportunity extract data during justification action ignore - otherwise Note - pointer processing is defined by Telcordia where the standard T1.105 is unclear, i.e.: 1. Pass all 1's H1/H2 byte downstream immediately without waiting for AIS declaration which occurs after 3 frames. 2. Declare LOP condition if no 3 consecutive normal or no 3 consecutive AIS H1/H2 bytes are received in an 8 frame window (e.g. alternating AIS/normal pointer will result in LOP). 3. Use 8 out of 10 criteria instead of majority vote for increment/decrement decision (Objective). OH byte Direction Process Location VC-3/4/4-Xc STS-1/3c/12c/48c/192c (X=4,16,64,256) SPE calculation Defect detection -reporting y - ddeg(eb) y - DEXC/dDEG PM N_EBC count errored blocks count BIP violations (count errored blocks if ERDI B3 - BIP8 supported) Protection Switching SF [10e-x x=3,4,5] [x=3] Protection Switching SD [10e-x x=5 9] y N/a TCA [10e-x x=5 9] n y [x=6] insertion all-0 s C y y defect -UNEQ y, ETSI requires extra y robustness for bursts of errors y n C2 - UNEQ consequent action - AIS downstream y? consequent action - RDI upstream y n consequent action - ERDI-connectivity n y y n/a creation defect AIS C2 - VC-AIS consequent action - AIS downstream consequent action - RDI upstream consequent action - ERDI-server insertion defect PLM A y (under study) y consequent action - AIS downstream C2 - payload type consequent action - RDI upstream A n n consequent action - ERDI-payload n n

& commonalities and differences 4 of 6 20/05/03 insertion - number of VT's within STS1 in A/ n y signal fail C2 - Payload Defect defect PDI Indicator n y F2 - user channel insertion - internal or external ignore or extract undefined fixed stuff insertion A y n/a F3 - user channel () ignored A y n/a Z3 growth () undefined fixed stuff insertion A n/a y ignored A n/a y insertion min 1 frame min 20 frames 5 frames 10 frames defect - RDI G1[5] RDI [RDI-P] PM F_DS insertion of BIP violation number G1[1-4] - REI [REI-P] count errored blocks count BIP violations PM F_EBC (count errored blocks if ERDI supported) insertion n y defects - RDIs, RDIc, RDIp n y G1[5-7] - ERDI PM (RDIs, RDIc) F_DS T1.231 does n y specify its use for PM, but this is not realy needed; the use of RDI will be sufficient. RDI = RDIs + RDIc G1[8] - reserved insertion fixed stuff 0 y y ignore y y H4[1-8] insertion fixed stuff / VCAT overhead Ignore H4[1-6] TU multiframe insertion fixed stuff 111111 alignment signal ignore insertion H4[7-8] TU multiframe defect LOM for TU1/2 [VT] alignment signal consequent action - AIS for TU1/2 [VT] for TU1/2 [VT] insertion 16 byte string 64 byte string insertion unequipped (all-0 s) C y y defect -TIM fault cause UNEQ (all zeroes detection) J1 - path trace identifier y n (ERDI: y) (ERDI: y) consequent action - AIS downstream y n? consequent action - RDI upstream y n? consequent action - ERDI-connectivity n y y n/a K3[1-4]- linear APS insertion (under study) extraction K3[5-6] - reserved K3[7-8] 16 kbit/s path data link (details are under study) Z4 () insertion ignore insertion extraction insertion N/a fixed stuff ignore N/a y OH byte Direction Process Location VC-2/12/11 VT-6/2/1.5 J2 - path trace identifier insertion 16 byte string 64 byte string insertion unequipped (all-0 s) C y y y n defect -TIM

& commonalities and differences 5 of 6 20/05/03 fault cause UNEQ (all zeroes detection) y n (ERDI: y) (ERDI: y) consequent action - AIS downstream y n?check T1.231, GR253? consequent action - RDI upstream y n?check? consequent action - ERDI-connectivity n y y n/a K4[1] extended signal Insertion y y label extraction y y K4[2] VCAT overhead Insertion y y extraction y y K4[1-4] linear APS insertion n/a (under study) extraction n/a K4[5-7] Reserved insertion fixed stuff ( 000 or 111 ) n n/a ignored n n/a K4[8] 2 kbit/s path insertion n/a data link (under study) extraction n/a pointer generation consequent action - AIS downstream A 1000 s 500 s increment action decrement action new pointer action non-gapped pointer adjustments enhanced wander performance (dithering A n n method to reduce wander) PM PJE+, PJE- A n n PM PPJC-Gen, NPJC-Gen, PJCS-Gen, PJCDiff pointer interpretation A y (note) y (note) V1V2 TU [VT] pointer increment detection A majority of D bits majority of D bits, or 8 out of 10 decrement detection A majority of I bits majority of I bits, or 8 out of 10 NDF enabled detection defect AIS defect LOP PM PPJC-Det, NPJC-Det, PJCS-Det consequent action - AIS (on defect) A 1000 s 500 s consequent action - AIS (on AIS indication) consequent action RDI upstream consequent action - ERDI-server n y protection switching SF Note - Although pointer processing differences between the and standards may be hard to find, Bellcore does impose additional requirements where the standard is unclear. is supposed to also meet the additional Bellcore requirements, i.e. 1. Pass all 1's H1/H2 byte downstream immediately without waiting for AIS declaration which occurs after 3 frames. 2. Declare LOP condition if no 3 consecutive normal or no 3 consecutive AIS H1/H2 bytes are received in an 8 frame window (e.g. alternating AIS/normal pointer will result in LOP). 3. Use 8 out of 10 criteria instead of majority vote for increment/decrement decision (Objective). insertion - data during justification action V3 TU [VT] insertion - fixed stuff otherwise justification opportunity extract data during justification action ignore - otherwise V4 reserved insertion fixed stuff ignore calculation defect EXC./DEG or BDEG dbdeg based on 1 second dexc/ddeg based on 10 -x PM info algorithm count errored blocks count BIP violations V5[1-2] BIP2 PM N_EBC (count errored blocks if ERDI supported) Protection Switching - SF Protection Switching - SD y n/a insertion of BIP violation number V5[3] - REI [REI-V] PM F_EBC V5[4] VC-2/12 [VT- insertion fixed stuff 0 y y 6/2] reserved ignore y y

& commonalities and differences 6 of 6 20/05/03 V5[4] VC11 [VT1.5] RFI V5[5-7] - UNEQ V5[5-7] - VC-AIS V5[5-7] - payload type if value is 101 use extended signal label in K4[1] V5[8] RDI [RDI-V] Z7[5-7] ERDI () insertion defect RFI??? PM?? insertion C y y y, ETSI specification requires y defect -UNEQ extra robustness for bursts of errors y n consequent action - AIS downstream y? consequent action - RDI upstream y n consequent action - ERDI-connectivity n y y n/a creation defect AIS consequent action - AIS downstream consequent action - RDI upstream consequent action - ERDI-server insertion defect PLM A y (under study) y consequent action - AIS downstream consequent action - RDI upstream A n n consequent action - ERDI-payload n n n? insertion min 1 frame min 20 frames defect - RDI 5 frames 10 frames PM F_DS insertion A n/a y n/a y A n/a y defects - RDIs, RDIc, RDIp n/a y n/a y PM (RDIs, RDIc) F_DS n/a y n/a y In general VC [STS] s are used in the following applications: 1. provide detection of connectivity and error defects for SNC/N protection switch; e.g. in dual node ring interworking and (linear) path protection applications. 2. be used as a "work around" for tandem connection monitoring when TCOH processing (N1 bytes) is not supported 3. aid in fault localisation within a VC [STS] trail 4. performing single ended maintenance of a VC [STS] trail by monitoring at an intermediate [midspan] node.