USB Audio Simplified



Similar documents
Design Challenges for Adding Relative Humidity Sensors

Selecting the Right MCU Can Squeeze Nanoamps out of Your Next Internet of Things Application

Digital Isolator Evolution Drives Optocoupler Replacement

AN962: Implementing Master-Slave Timing Redundancy in Wireless and Packet- Based Network Applications

AN803. LOCK AND SETTLING TIME CONSIDERATIONS FOR Si5324/27/ 69/74 ANY-FREQUENCY JITTER ATTENUATING CLOCK ICS. 1. Introduction

Glitch Free Frequency Shifting Simplifies Timing Design in Consumer Applications

AN111: Using 8-Bit MCUs in 5 Volt Systems

AN862. OPTIMIZING Si534X JITTER PERFORMANCE IN NEXT GENERATION INTERNET INFRASTRUCTURE SYSTEMS. 1. Introduction

Figure 1. 8-Bit USB Debug Adapter

UG103-13: Application Development Fundamentals: RAIL

AN952: PCIe Jitter Estimation Using an Oscilloscope

Any-Rate Precision Clocks

UG129: ZigBee USB Virtual Gateway Reference Design (RD ) User's Guide

Figure 1. Proper Method of Holding the ToolStick. Figure 2. Improper Method of Holding the ToolStick

UG103.8: Application Development Fundamentals: Tools

PAC52XX Clock Control Firmware Design

Cloud-Based Apps Drive the Need for Frequency-Flexible Clock Generators in Converged Data Center Networks

Selecting the Optimum PCI Express Clock Source

TS1005 Demo Board COMPONENT LIST. Ordering Information. SC70 Packaging Demo Board SOT23 Packaging Demo Board TS1005DB TS1005DB-SOT

AN486: High-Side Bootstrap Design Using ISODrivers in Power Delivery Systems

W a d i a D i g i t a l

Overcoming Challenges of Connecting Intelligent Nodes to the Internet of Things

Simplifying Humidity Measurement with Single-Chip Relative Humidity and Temperature Sensor ICs

STM32L. Ultra-low-power Cortex -M3 devices

AN580 INFRARED GESTURE SENSING. 1. Introduction. 2. Hardware Considerations

CPU. PCIe. Link. PCIe. Refclk. PCIe Refclk. PCIe. PCIe Endpoint. PCIe. Refclk. Figure 1. PCIe Architecture Components

Hello, and welcome to this presentation of the STM32L4 reset and clock controller.

AN922: Using the Command Line Interface (CLI) for Frequency On-the-Fly with the Si5346/47

Simplifying System Design Using the CS4350 PLL DAC

UG103.8 APPLICATION DEVELOPMENT FUNDAMENTALS: TOOLS

CP2110-EK CP2110 EVALUATION KIT USER S GUIDE. 1. Kit Contents. 2. Relevant Documentation. 3. Software Setup

AN3998 Application note

Lab Experiment 1: The LPC 2148 Education Board

The Heartbeat behind Portable Medical Devices: Ultra-Low-Power Mixed-Signal Microcontrollers

Introduction to Silicon Labs. November 2015

Hello, and welcome to this presentation of the STM32 Serial Audio Interface. I will present the features of this interface, which is used to connect

How to design and implement firmware for embedded systems

ETRX3USB ETRX3USB-LRS ETRX3USB+8M ETRX3USB-LRS+8M PRODUCT MANUAL

SDI SDI SDI. Frame Synchronizer. Figure 1. Typical Example of a Professional Broadcast Video

Maximizing Range and Battery Life in Low-Cost Wireless Networks

I2C PRESSURE MONITORING THROUGH USB PROTOCOL.

AN655 R ANGE TEST APPLICATION FOR EZRADIO AND EZRADIOPRO. 1. Introduction. 2. Supported Radio Types

Design Considerations in Adding USB Communications to Embedded Applications

Pericom PCI Express 1.0 & PCI Express 2.0 Advanced Clock Solutions

Low-Voltage/Low-Power MCU Solutions from Silicon Labs

Ways to Use USB in Embedded Systems

RoHs compliant, Pb-free Industrial temperature range: 40 to +85 C Footprint-compatible with ICS , 2.5, or 3.3 V operation 16-TSSOP

The diagram below illustrates the steps from stored music to audio device; key elements of the audio chain are discussed later in this guide.

Am186ER/Am188ER AMD Continues 16-bit Innovation

White Paper Utilizing Leveling Techniques in DDR3 SDRAM Memory Interfaces

PICNet 1. PICNet 1 PIC18 Network & SD/MMC Development Board. Features. Applications. Description

QSG105 GETTING STARTED WITH SILICON LABS WIRELESS NETWORKING SOFTWARE

Serial Communications

Key Priorities for Sub-GHz Wireless Deployment

AVR32788: AVR 32 How to use the SSC in I2S mode. 32-bit Microcontrollers. Application Note. Features. 1 Introduction

STM32 F-2 series High-performance Cortex-M3 MCUs

MP3 Player CSEE 4840 SPRING 2010 PROJECT DESIGN.

Timing Errors and Jitter

Note monitors controlled by analog signals CRT monitors are controlled by analog voltage. i. e. the level of analog signal delivered through the

1 Software Overview ncp-uart ash-v3-test-app ash-v3-test-app Command Line Options Testing... 2

ECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 2010

Jitter Transfer Functions in Minutes

Optimizing VCO PLL Evaluations & PLL Synthesizer Designs

AVnu Alliance White Paper AVB for Professional A/V Use. Author. Contributors. Executive Summary. Rick Kreifeldt

Berkeley Audio Design Alpha USB

Benefits and Potential Dangers of Using USB for Test & Measurement Applications. Benefits of Using USB for Test and Measurement

Freescale Semiconductor, Inc. Product Brief Integrated Portable System Processor DragonBall ΤΜ

Design of an Insulin Pump. Purpose of an Insulin Pump:

Chapter 13. PIC Family Microcontroller

PowerPC Microprocessor Clock Modes

APPLICATION. si32library. Callback CMSIS HARDWARE. Figure 1. Firmware Layer Block Diagram

A PC-BASED TIME INTERVAL COUNTER WITH 200 PS RESOLUTION

RPLIDAR. Low Cost 360 degree 2D Laser Scanner (LIDAR) System Development Kit User Manual Rev.1

AN3252 Application note

bel canto The Computer as High Quality Audio Source A Primer

Which ARM Cortex Core Is Right for Your Application: A, R or M?

Application Note: AN00103 Enabling DSD256 in the USB Audio 2.0 Device Reference Design Software

Getting Started with the Xilinx Zynq All Programmable SoC Mini-ITX Development Kit

Reducing EMI and Improving Signal Integrity Using Spread Spectrum Clocking

The Sievers 900 Series TOC Analyzers

Clocking Solutions. Wired Communications / Networking Wireless Communications Industrial Automotive Consumer Computing. ti.

The Energy Harvesting Tipping Point for Wireless Sensor Applications

Atmel AVR4920: ASF - USB Device Stack - Compliance and Performance Figures. Atmel Microcontrollers. Application Note. Features.

TRIPLE PLL FIELD PROG. SPREAD SPECTRUM CLOCK SYNTHESIZER. Features

AN437. Si4432 RF PERFORMANCE AND FCC COMPLIANCE TEST RESULTS. 1. Introduction. 2. Relevant Measurements to comply with FCC

M2TECH HIFACE Two 192KHZ/24BIT DIGITAL AUDIO INTERFACE USER MANUAL

How To Understand The Differences Between A Fax And A Fax On A G3 Network

Intel IXP42X Product Line of Network Processors and IXC1100 Control Plane Processor: Spread-Spectrum Clocking to Reduce EMI

Intel Processors in Industrial Control and Automation Applications Top-to-bottom processing solutions from the enterprise to the factory floor

US-122L/US-144 Release Notes

A+ Guide to Managing and Maintaining Your PC, 7e. Chapter 1 Introducing Hardware

Lean and Easy Ways to Adopt MOST Technology

AND8336. Design Examples of On Board Dual Supply Voltage Logic Translators. Prepared by: Jim Lepkowski ON Semiconductor.

EBERSPÄCHER ELECTRONICS automotive bus systems. solutions for network analysis

Chapter 1 Lesson 3 Hardware Elements in the Embedded Systems Chapter-1L03: "Embedded Systems - ", Raj Kamal, Publs.: McGraw-Hill Education

ZigBee Technology Overview

Designing Wheel-Tuned, Digital-Display Radios with Next-Generation Radio ICs

AN974 APPLICATION NOTE

Intel architecture. Platform Basics. White Paper Todd Langley Systems Engineer/ Architect Intel Corporation. September 2010

Computer Organization & Architecture Lecture #19

Transcription:

USB Audio Simplified The rapid expansion of the universal serial bus (USB) standard in consumer electronics products has extended the use of USB connectivity to propagate and control digital audio. USB provides ample bandwidth to support high-quality audio; its ease of use has been well accepted by consumers and has made USB a popular audio interface. However, extracting the audio data from a USB port is not a simple task. USB itself is a complex protocol that requires considerable domain expertise. In addition, other audio-related challenges, such as synchronization of data streams and programming codec and digital-toanalog converter (DAC) configurations, can challenge even the most experienced embedded and audio designers. USB bridge devices are now available that not only eliminate USB software development complexity but also provide a novel standard audio configuration interface and methods to synchronize audio data streams in a low-cost, highly-integrated single-chip solution. USB is a versatile interface that provides many ways to propagate and control digital audio; however, it is important for the industry to follow a standardized mechanism for transporting audio over USB to secure interoperability, which has been the cornerstone for the adoption of USB. To respond to this fundamental request, the USB organization has developed the Audio Devices Class, which defines a very robust standardized mechanism for transporting audio over USB. The USB audio class specification is available to the public from the USB Implementers Forum (www.usb.org). One of the major issues with streaming audio over USB is the synchronization of data streams from the host (source) to the device (sink); this has been addressed by developing a robust synchronization scheme on isochronous transfers, which has been incorporated into the USB specification. The Audio Device Class definition adheres to this synchronization scheme to transport audio data reliably over the bus. However, the implementation of this synchronization mechanism is not a trivial task, and legacy implementations have required high-end embedded systems with complex data rate converters or expensive phase-locked loops (PLLs) to support the clock accuracy demanded by the system. In a system with a sampling rate of 48 khz, the host sends a frame containing 48 analog output samples every millisecond. The sink must buffer the audio output data so it can be sent to the DAC one sample at a time. Any clock mismatch between host and device (however slight) will result in an overrun or underrun condition. The USB specification defines several methods for accommodating host/device clock mismatch. USB defines modes that govern the operation of sources and sinks according to Table 1. (For audio-out, the host is the source and the device is the sink. For audio-in, the device is the source and the host is the sink.) Silicon Laboratories, Inc. Rev 1.0 1

Table 1. USB Audio Synchronization Modes Asynchronous Mode For asynchronous operation, the sink provides explicit feedback to the source. Based on this feedback, the source adjusts the number of samples that it sends to the sink. Figure 1 illustrates asynchronous mode with an analog output device. Audio Stream Host Source Target Sink Explicit Feedback Figure 1. Asynchronous Mode This feedback mechanism accommodates source/sink clock mismatch without requiring the sink device to implement PLL hardware to synchronize with the host clock. Figure 2. Buffered System to Support Asynchronous Mode Silicon Laboratories, Inc. Rev 1.0 2

Figure 2 shows a buffered system for a 48 khz sampling rate. Initially, the host starts streaming data at 48 samples every USB start-of-frame (SOF) operation, which occurs each millisecond. However, if the device s buffer begins to approach the full or empty condition due to clock mismatch, the device can request that the host send more (49) or fewer (47) samples so that buffer overrun or underrun does not occur. This method is implemented in Silicon Labs CP2114 USB-to-I2S digital audio bridge device. The Audio Device Class is supported by the CP2114 device without any additional software development. Synchronous Mode For synchronous operation, the source and the sink use implicit feedback, and clocks are locked to the USB SOF. The sink device must synchronize with the USB SOF as shown in Figure 3. Host Source Audio = SOF Target Sink Figure 3. Synchronous Mode A simple yet robust implementation of synchronous mode can be accomplished by a closed-loop control that can correct any mismatches from the USB SOF and the internal oscillator of the sink device. This implementation is shown in Figure 4. Figure 4. Closed-Loop Control to Support Synchronous Mode Using Internal Oscillator The USB SOF that is sent by the host every millisecond is used to calibrate the internal oscillator. For this method to work properly, the internal oscillator of the sink device must be adjustable through a calibration register that can move the internal oscillator frequency up or down in very small steps. The CP2114 digital audio bridge device is able to implement this functionality due to the dynamic trim capability of its internal oscillator. The CP2114 audio bridge enables the developer to select between synchronous and asynchronous modes depending on the host capabilities available in the system design. All popular platforms (Windows, Linux, Mac OS and ios for the Apple ipad) now support asynchronous mode. Silicon Laboratories, Inc. Rev 1.0 3

Standard Codec/DAC Configuration Interface Today s leading codec and DAC suppliers provide unique ways to configure the capabilities of their devices. However, this variability in device configuration increases the complexity of software design for developers needing to support multiple codec/dac platforms across their product lines. A solution to this design challenge is to offer a standard codec/dac configuration interface that can group the most typical capabilities to configure a codec or DAC. This interface would enable a smooth transition among codecs and DACs, and would enable quick evaluation of multiple codec/dac options. An example of this interface can be found in the CP2114 audio bridge, which supports a wide range of codecs/dacs using a standard configuration interface. Table 2 lists a portion of the CP2114 standard audio configuration programming interface. Table 2. CP2114 Standard Audio Configuration Programming Interface The standard programming interface of the CP2114 device enables the most common capabilities found in codecs and DACs, such as DAC register sizes, audio format, volume control and audio clock ratio. In addition, the interface offers open fields for custom programming and an abstraction layer encapsulating the most typical configuration capabilities in an easy-to-understand format. Once the developer is familiar with this interface, switching between codec and DAC devices becomes a simple task. Silicon Laboratories, Inc. Rev 1.0 4

The CP2114 digital audio bridge provides access to this interface via USB to allocate all needed values to configure codecs or DACs. The configuration is applied once and resides in EPROM memory. Dynamic changes are also allowed from the host to dynamically access the codec/dac and change its configuration values. Conclusion The popularity of USB is extending its use to applications for propagating and controlling audio. However, streaming audio over USB is a complex and time-consuming design task. Major design issues, such as synchronization of audio data streams and codec/dac configurations, can challenge even the most expert embedded and audio designers. Digital audio bridges, such as the CP2114 device, minimize this complexity by providing a plug-and-play solution that does not require software development. Nextgeneration digital audio bridge solutions implement novel methods of supporting a wide range of codecs and DACs through a standard configuration interface, support asynchronous and synchronous modes of operation with minimal external components, and eliminate the need for external components, such as crystal oscillators and EEPROM. # # # Silicon Labs invests in research and development to help our customers differentiate in the market with innovative low-power, small size, analog intensive mixed-signal solutions. Silicon Labs' extensive patent portfolio is a testament to our unique approach and world-class engineering team. Patent: www.silabs.com/patent-notice 2012, Silicon Laboratories Inc. ClockBuilder, DSPLL, Ember, EZMac, EZRadio, EZRadioPRO, EZLink, ISOmodem, Precision32, ProSLIC, QuickSense, Silicon Laboratories and the Silicon Labs logo are trademarks or registered trademarks of Silicon Laboratories Inc. ARM and Cortex-M3 are trademarks or registered trademarks of ARM Holdings. ZigBee is a registered trademark of ZigBee Alliance, Inc. All other product or service names are the property of their respective owners. Silicon Laboratories, Inc. Rev 1.0 5