1-20020138637 26-sept-2002 Computer architecture and software cells for broadband networks Va avec 6526491



Similar documents
Memory Eye SSTIC Yoann Guillot. Sogeti / ESEC R&D yoann.guillot(at)sogeti.com

Future Entreprise. Jean-Dominique Meunier NEM Executive Director Nov. 23, 2009 FIA Stockholm

Sélection adaptative de codes polyédriques pour GPU/CPU

STUDENT APPLICATION FORM (Dossier d Inscription) ACADEMIC YEAR (Année Scolaire )

Interfaces de programmation pour les composants de la solution LiveCycle ES (juillet 2008)

Remote Method Invocation

HEALTH CARE DIRECTIVES ACT

OpenSPARC T1 Processor

IBM CELL CELL INTRODUCTION. Project made by: Origgi Alessandro matr Teruzzi Roberto matr IBM CELL. Politecnico di Milano Como Campus

Sun Management Center Change Manager Release Notes

Note concernant votre accord de souscription au service «Trusted Certificate Service» (TCS)

REQUEST FORM FORMULAIRE DE REQUÊTE

Proposition d intervention

Licence Informatique Année Exceptions

SunFDDI 6.0 on the Sun Enterprise Server

Sun StorEdge Availability Suite Software Point-in-Time Copy Software Maximizing Backup Performance

OC By Arsene Fansi T. POLIMI

REQUEST FORM FORMULAIRE DE REQUÊTE

Study Plan Masters of Science in Computer Engineering and Networks (Thesis Track)

Liste d'adresses URL

Archived Content. Contenu archivé

CHAPTER 1 INTRODUCTION

Installation troubleshooting guide

Making Multicore Work and Measuring its Benefits. Markus Levy, president EEMBC and Multicore Association

Architectures and Platforms

Digitale Signalverarbeitung mit FPGA (DSF) Soft Core Prozessor NIOS II Stand Mai Jens Onno Krah

"Internationalization vs. Localization: The Translation of Videogame Advertising"

Measuring Policing Complexity: A Research Based Agenda

Parallel Computing in Python: multiprocessing. Konrad HINSEN Centre de Biophysique Moléculaire (Orléans) and Synchrotron Soleil (St Aubin)

Architecture of Hitachi SR-8000

Archived Content. Contenu archivé

Vincent Rullier Technology specialist Microsoft Suisse Romande

General Certificate of Education Advanced Level Examination June 2012

TP1 : Correction. Rappels : Stream, Thread et Socket TCP

2 RENSEIGNEMENTS CONCERNANT L ASSURÉ SI CELUI-CI N EST PAS LE REQUÉRANT INFORMATION CONCERNING THE INSURED PERSON IF OTHER THAN THE APPLICANT

DEPARTMENT OF COMPUTER SCIENCE & ENGINEERING Question Bank Subject Name: EC Microprocessor & Microcontroller Year/Sem : II/IV

Group Projects M1 - Cubbyhole

Sun TM SNMP Management Agent Release Notes, Version 1.6

Archived Content. Contenu archivé

Archived Content. Contenu archivé

Archived Content. Contenu archivé

Sun StorEdge A5000 Installation Guide

Archived Content. Contenu archivé

Joint fisheries patrol Operational Action plan Workshop. Mauritius,

Sun Management Center 3.6 Version 5 Add-On Software Release Notes

AD511 Active Iridium Antenna User Manual Mar 12 V4.0

Langages Orientés Objet Java

The UltraSPARC T1 Processor - High Bandwidth For Throughput Computing

Solaris 9 9/05 Installation Roadmap

Power Savings in the UltraSPARC T1 Processor

REQUEST FORM FORMULAIRE DE REQUETE

Calcul parallèle avec R

Solaris 10 Documentation README

In France. page 2. In Belgium. page 3. In Germany. page 4. In Greece page 5

Linux A multi-purpose executive support for civil avionics applications?

TIMISKAMING FIRST NATION

The Need For Speed. leads to PostgreSQL. Dimitri Fontaine 28 Mars 2013

Personnalisez votre intérieur avec les revêtements imprimés ALYOS design

Optimizing and interfacing with Cython. Konrad HINSEN Centre de Biophysique Moléculaire (Orléans) and Synchrotron Soleil (St Aubin)

User Manual Culturethèque Thailand

RAPPORT FINANCIER ANNUEL PORTANT SUR LES COMPTES 2014

Vorlesung Rechnerarchitektur 2 Seite 178 DASH

Mise à jour du document Propriété intellectuelle Lignes directrices pour l application de la Loi

Introduction to Cloud Computing

Operating Systems 4 th Class

Report to Rapport au: Council Conseil 9 December 2015 / 9 décembre Submitted on October 26, 2015 Soumis le 26 octobre 2015

Sun Grid Engine Release Notes

Exploring the iplanet Directory Server NIS Extensions

Archived Content. Contenu archivé

Tool & Asset Manager 2.0. User's guide 2015

How To Understand And Understand An Operating System In C Programming

OCC1 546 STRATEGIES IN OCCUPATIONAL THERAPY PROFESSIONAL PRACTICE

Survey on Conference Services provided by the United Nations Office at Geneva

N1 Grid Service Provisioning System 5.0 User s Guide for the Linux Plug-In

Start Here. Installation and Documentation Reference. Sun StorEdgeTM 6120 Array

CERN EUROPEAN ORGANIZATION FOR NUCLEAR RESEARCH

PLANNING COMMITTEE REPORT JULY COMITÉ DE L URBANISME RAPPORT 34 LE 11 JUILLET ZONING 505, 573 AND 605 INDUSTRIAL AVENUE

Stockage distribué sous Linux

DHI a.s. Na Vrsich 51490/5, , Prague 10, Czech Republic ( t.metelka@dhi.cz, z.svitak@dhi.cz )

IBM Corporation

ENABLING OBJECTIVE AND TEACHING POINTS. DRILL: TIME: One 30 minutes period. 6. METHOD/APPROACH: a. demonstration; and. b. performance.

Power Reduction Techniques in the SoC Clock Network. Clock Power

Veritas Storage Foundation 5.0 Software for SPARC

Putting it all together: Intel Nehalem.

The SIST-GIRE Plate-form, an example of link between research and communication for the development

Introduction au BIM. ESEB Seyssinet-Pariset Economie de la construction contact@eseb.fr

Reconstruction d un modèle géométrique à partir d un maillage 3D issu d un scanner surfacique

Transcription:

Les brevets CELL 14 décembre 2006 1 ARCHITECTURE GENERALE 1-20020138637 26-sept-2002 Computer architecture and software cells for broadband networks 6526491 2-6526491 25-févr-03 Memory protection system and method for computer architecture for broadband networks 20020138637 3-20050021944 27-janv-05 Security architecture for system on chip 4-20050160097 21-juil-05 SIMD RISC microprocessor architecture 20050097280, 20020138637 1.1 Architecture du processeur 5-6839828 04-janv-05 SIMD datapath coupled to scalarvector/address/conditional data register file with selective subpath scalar processing mode 1.2 Enrichissements logiciels, programmation 6-20050021944 27-janv-05 Security architecture for system on chip 20050071651 7-20050071651 31-mars-05 System and method for encrypting data using a plurality of processors 20020138637, 20050021944 8-20050071578 31-mars-05 System and method for manipulating data with a plurality of processors 20020138637 2 COMPILATION, LIAISONS, CHARGEMENT, LANCEMENT 9-20050071513 1

31-mars-05 System and method for processor dedicated CODE HANDLING 20020138637 10-20050071828 31-mars-05 System and method for compiling source code for multi-processors environments 20020138637, complete 20050081182 dans un des deux il manque une figure? 11-20050081112 14-avr-05 System and method for processor thread acting as a system service processor 20020138637 et EQUIVALENT au 2005/0071838? 12-20050081182 14-avr-05 System and method for balancing computational load across a plurality of processors 20050071828, 20020138637 et EQUIVALENT au 2005/0071838? 13-20050081181 14-avr-05 System and method for dynamically partitioning processing across a plurality of processors 20020138637 et EQUIVALENT au 2005/0071838? 14-20050081201 14-avr-05 System and method for grouping processors 20020138637 15-20050081203 14-avr-05 System and method for asymmetric heterogeneous multi-threaded operating system 20020138637 16-20050086655 21-avr-05 System and method for loading software on a plurality of processors 20020138637 17-20050091473 28-avr-05 System and method for managing a plurality of processors as devices 20020138637 18-20050097280 05-mai-05 System and method for sharing memory by heterogeneous processors 20020138637, 20050160097, 20050097231 19-20050120187 02-juin-05 External data interface in a computer architecture for broadband network 20020138637 2

2.1 Vie des programmes 20-20040083342 29-avr-04 Method and apparatus for enabling acces to global data by a plurality of codes in an integrated executable for a heterogeneous architecture FAMILLE 21-20040083331 29-avr-04 Method and apparatus for mapping debugging information when debugging integrated executables in a heterogeneous architecture FAMILLE 0083342, 0083462 22-20040083455 29-avr-04 Method and apparatus for overlay management within an integrated executable for a heterogeneous architecture FAMILLE 0083462 23-20040083458 29-avr-04 breakpointsdebug FAMILLE 0083462 24-20040083462 29-avr-04 Meth and apparatus for creating and executing integrated executables in a heterogeneous architecture FAMILLE 0083342 3 CACHES 25-20040162946 19-août-04 Streaming data using locking cache 26-20050055505 10-mars-05 Software controlled cache set management with software-generated class identifiers 27-20050055506 10-mars-05 cache Pseudo LRU 28-20050055507 10-mars-05 cache controle par soft 29-20050055513 10-mars-05 cache pseudo LRU 3

3.1 Cohérence des caches 30-20040107321 03-juin-04 symetric multi proc identiques??? 6779049 31-6779049 17-août-04 Symetric mutiprocessing system with attached processing units... 0080998 32-20040249995 09-déc-04 Memory management for multi processor system 0080998 et 6779049 33-20050080998 14-avr-05 Method and appraatus for coherent memory structure.. 0249995 et 6779049 34-6907477 14-juin-05 DMA adress translation identiques??? 6779049 4 MEMOIRE VIRTUELLE 35-20020078308 20-juin-02 symetric multi proc 20020078285? a verifier 36-20020078285 20-juin-02, plus tôt symetric multi proc, interrupt RPC 20020078308? a verifier 37-20040117592 17-juin-04 Memory management for real time applications 38-20040160835 19-août-04 system multi proc 5 DMA et communications 39-20040117520 17-juin-04 On-chip data transfer in multi proc system 20040117560, 6820143, 20050055478 40-20040117560 17-juin-04 Updating remote locked cache 4

20040117520, 6820143, 20050055478 41-6820143 16-nov-04 Onchip data transfer in multi processor system 20050055478, 20040117520, 20050055478 (complementaire) 42-20040243738 02-déc-04 Methode for asynchronous DMA command completion notification 43-20040264445 30-déc-04 External message passing method and apparatus 44-20050027902 03-févr-05 DMA Completion mechanism 45-20050027903 03-févr-05 Non-fenced list DMA command mechanism avec celui où il est question de commandes fenced pour le DMA. Probablement le 20050027902 46-20050027899 03-févr-05 Cachable DMA 200500144337 47-6865631 08-mars-05 Reduction of interrupts in RPC 20020078285? a verifier 48-20050055478 10-mars-05 Proxy direct memory access 6820143 complementaire, 20040117520, 20040117560 49-20050120185 02-juin-05 Methods and apparatus for efficient multi-tasking 50-20050144337 30-juin-05 DMA prefetch 20050027899 5.1 Bus 51-20040111546 et 20067043579 10-juin-04 et 09-mai-06 Ring topology based multiprocessor data access bus 52-20050111478 5

26-mai-05 Distributed control load shaping method and apparatus? 6 Les inutiles? Verifier que tous ces items ne font que partager des parties avec d autres 53-20050081202 14-avr-05 System and method for task queue management of virtual devices using a plurality of processors 54-20020138701 26-sept-02 memory protection 55-20050097231 05-mai-05 titre a retrouver 20020138637, 20050160097, 20050097280 56-20030135582 26-sept-02 ressource dedication 57-20030229765 11-déc-03 memory protection et DMA 6526491 58-6526491 25-févr-03 Memory protection and method for computer architecture for broadband networks 20030229765 identique brevet format txt de 2002 et 20050160097 59-20050071526 31-mars-05 System and method for virtual devices using a plurality of processors 60-20050071404 31-mars-05 solving linear equations 61-6826662 30-nov-04 synchronization 62-6809734 26-oct-04 ressource dedication 6

7 douteux 63-20040044880 04-mars-04 transfer control dynamic compil 64-20050160200 21-juil-05 Processor system,... 65-20040260746 23-déc-04 gestion de la bande passante 7