DISCRETE SEMICONDUCTORS DATA SHEET. BT151 series C Thyristors



Similar documents
PINNING - TO220AB PIN CONFIGURATION SYMBOL

logic level for RCD/ GFI applications

Passivated, sensitive gate triacs in a SOT54 plastic package. General purpose switching and phase control

logic level for RCD/ GFI/ LCCB applications

I T(AV) off-state voltages. PINNING - TO92 variant PIN CONFIGURATION SYMBOL. 3 anode g

SCR, 12 A, 15mA, 500 V, SOT78. Planar passivated SCR (Silicon Controlled Rectifier) in a SOT78 plastic package.

logic level for RCD/ GFI/ LCCB applications

General purpose low power phase control General purpose low power switching Solid-state relay. Symbol Parameter Conditions Min Typ Max Unit V DRM

DISCRETE SEMICONDUCTORS DATA SHEET. dbook, halfpage M3D088. BB201 Low-voltage variable capacitance double diode. Product specification 2001 Oct 12

Schottky barrier quadruple diode

High-speed switching diodes. Type number Package Configuration Package NXP JEITA JEDEC

BAT54 series SOT23 Schottky barrier diodes Rev. 5 5 October 2012 Product data sheet 1. Product profile 1.1 General description

Low forward voltage High breakdown voltage Guard-ring protected Hermetically sealed glass SMD package

DATA SHEET. BF245A; BF245B; BF245C N-channel silicon field-effect transistors DISCRETE SEMICONDUCTORS

HEF4011B. 1. General description. 2. Features and benefits. 3. Ordering information. 4. Functional diagram. Quad 2-input NAND gate

Planar PIN diode in a SOD323 very small plastic SMD package.

10 ma LED driver in SOT457

Ultrafast, epitaxial rectifier diode in a SOD59 (TO-220AC) plastic package

BAS16 series. 1. Product profile. High-speed switching diodes. 1.1 General description. 1.2 Features and benefits. 1.

DISCRETE SEMICONDUCTORS DATA SHEET M3D848. CGD MHz, 20 db gain power doubler amplifier. Product specification 2002 Oct 08

NPN wideband transistor in a SOT89 plastic package.

1-of-4 decoder/demultiplexer

Quad 2-input NAND Schmitt trigger

HEF4021B. 1. General description. 2. Features and benefits. 3. Ordering information. 8-bit static shift register

The 74LVC1G11 provides a single 3-input AND gate.

3-to-8 line decoder, demultiplexer with address latches

SiGe:C Low Noise High Linearity Amplifier

Triple single-pole double-throw analog switch

The sensor can be operated at any frequency between DC and 1 MHz.

74HC02; 74HCT General description. 2. Features and benefits. Ordering information. Quad 2-input NOR gate

74HC377; 74HCT General description. 2. Features and benefits. 3. Ordering information

LIN-bus ESD protection diode

8-channel analog multiplexer/demultiplexer

DISCRETE SEMICONDUCTORS DATA SHEET

HEF4013B. 1. General description. 2. Features and benefits. 3. Applications. 4. Ordering information. Dual D-type flip-flop

IP4220CZ6. 1. Product profile. Dual USB 2.0 integrated ESD protection. 1.1 General description. 1.2 Features and benefits. 1.

14-stage ripple-carry binary counter/divider and oscillator

DATA SHEET. PMEGXX10BEA; PMEGXX10BEV 1 A very low V F MEGA Schottky barrier rectifier DISCRETE SEMICONDUCTORS

74HC175; 74HCT175. Quad D-type flip-flop with reset; positive-edge trigger

45 V, 100 ma NPN general-purpose transistors

Low-power configurable multiple function gate

BZT52H series. Single Zener diodes in a SOD123F package

DISCRETE SEMICONDUCTORS DATA SHEET. BZX384 series Voltage regulator diodes. Product data sheet Supersedes data of 2003 Apr 01.

Femtofarad bidirectional ESD protection diode

74HC154; 74HCT to-16 line decoder/demultiplexer

DATA SHEET. PBSS5540Z 40 V low V CEsat PNP transistor DISCRETE SEMICONDUCTORS. Product data sheet Supersedes data of 2001 Jan Sep 21.

DISCRETE SEMICONDUCTORS DATA SHEET BC856; BC857; BC858

AAV003-10E Current Sensor

74HC574; 74HCT574. Octal D-type flip-flop; positive edge-trigger; 3-state

74HC2G02; 74HCT2G General description. 2. Features and benefits. 3. Ordering information. Dual 2-input NOR gate

DATA SHEET. MMBT3904 NPN switching transistor DISCRETE SEMICONDUCTORS. Product data sheet Supersedes data of 2002 Oct Feb 03.

74HC238; 74HCT to-8 line decoder/demultiplexer

74HC107; 74HCT107. Dual JK flip-flop with reset; negative-edge trigger

Medium power Schottky barrier single diode

74HCU General description. 2. Features and benefits. 3. Ordering information. Hex unbuffered inverter

8-bit binary counter with output register; 3-state

PMEG2020EH; PMEG2020EJ

PMEG1020EA. 1. Product profile. 2 A ultra low V F MEGA Schottky barrier rectifier. 1.1 General description. 1.2 Features. 1.

30 V, single N-channel Trench MOSFET

74HC4040; 74HCT stage binary ripple counter

PMEG3015EH; PMEG3015EJ

PMEG3005EB; PMEG3005EL

CAN bus ESD protection diode

PESDxU1UT series. 1. Product profile. Ultra low capacitance ESD protection diode in SOT23 package. 1.1 General description. 1.

DISCRETE SEMICONDUCTORS DATA SHEET M3D319. BZX585 series Voltage regulator diodes. Product data sheet Supersedes data of 2004 Mar 26.

MCR08B, MCR08M. Sensitive Gate Silicon Controlled Rectifiers. Reverse Blocking Thyristors. SCRs 0.8 AMPERES RMS 200 thru 600 VOLTS

N-channel TrenchMOS logic level FET

BLL6G1214L Product profile. LDMOS L-band radar power transistor. 1.1 General description. 1.2 Features and benefits. 1.

74HC4067; 74HCT channel analog multiplexer/demultiplexer

Hex buffer with open-drain outputs

BAS70 series; 1PS7xSB70 series

SMD version of BUK118-50DL

D-PAK version of BUK117-50DL

74HC138; 74HCT to-8 line decoder/demultiplexer; inverting

40 V, 200 ma NPN switching transistor

AN2703 Application note

NPN wideband silicon germanium RF transistor

C106 Series. Sensitive Gate Silicon Controlled Rectifiers

74HC165; 74HCT bit parallel-in/serial out shift register

N-channel enhancement mode TrenchMOS transistor

The 74LVC1G04 provides one inverting buffer.

74HC573; 74HCT General description. 2. Features and benefits. Octal D-type transparent latch; 3-state

65 V, 100 ma PNP/PNP general-purpose transistor

45 V, 100 ma NPN/PNP general-purpose transistor

IP4294CZ10-TBR. ESD protection for ultra high-speed interfaces

BUK A. N-channel TrenchMOS logic level FET

74HC393; 74HCT393. Dual 4-bit binary ripple counter

BTB04-600SL STANDARD 4A TRIAC MAIN FEATURES

TIC225 SERIES SILICON TRIACS

74HC4066; 74HCT4066. Quad single-pole single-throw analog switch

2PD601ARL; 2PD601ASL

Buffer with open-drain output. The 74LVC1G07 provides the non-inverting buffer.

74HC32; 74HCT General description. 2. Features and benefits. Quad 2-input OR gate

Low-power D-type flip-flop; positive-edge trigger; 3-state

60 V, 360 ma N-channel Trench MOSFET. Symbol Parameter Conditions Min Typ Max Unit V DS drain-source T amb = 25 C V

MOSFET N-channel enhancement switching transistor IMPORTANT NOTICE. use

AAT001-10E TMR Angle Sensor

DATA SHEET. BC875; BC879 NPN Darlington transistors DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 1999 May 28.

Transcription:

DISCRETE SEMICONDUCTORS DATA SHEET Product specification April 24

Product specification GENERAL DESCRIPTION QUICK REFERENCE DATA Passivated thyristors in a plastic SYMBOL PARAMETER MAX. MAX. MAX. UNIT envelope, intended for use in applications requiring high BT5-5C 65C 8C bidirectional blocking voltage V DRM, Repetitive peak off-state 5 65 8 V capability and high thermal cycling V RRM voltages performance. Typical applications I T(AV) Average on-state current 7.5 7.5 7.5 A include motor control, industrial I T(RMS) RMS on-state current 2 2 2 A and domestic lighting, heating and I TSM Non-repetitive peak on-state A static switching. current PINNING - TO22AB PIN CONFIGURATION SYMBOL PIN DESCRIPTION cathode 2 anode tab a k 3 gate tab anode 23 g LIMITING VALUES Limiting values in accordance with the Absolute Maximum System (IEC 634). SYMBO PARAMETER CONDITIONS MIN. MAX. UNIT L -5C -65C -8C V DRM, Repetitive peak - 5 65 8 V RRM off-state voltages V I T(AV) Average on-state half sine wave; T mb 9 C - 7.5 A current I T(RMS) RMS on-state current all conduction angles - 2 A I TSM Non-repetitive peak half sine wave; T j = 25 C on-state current prior to surge t = ms - A t = 8.3 ms - A I 2 t I 2 t for fusing t = ms - 5 A 2 s di T /dt Repetitive rate of rise of I = 2 A; I = 5 ma; - 5 A/μs on-state current after TM G di G /dt = 5 ma/μs triggering GM I GM V Peak gate current Peak gate voltage - - 2 5 A V V RGM Peak reverse gate voltage - 5 V P GM Peak gate power - 5 W P G(AV) Average gate power over any 2 ms period -.5 W T stg Storage temperature -4 5 C T j Operating junction - 25 C temperature Although not recommended, off-state voltages up to 8V may be applied without damage, but the thyristor may switch to the on-state. The rate of rise of current should not exceed 5 A/μs. April 24 Rev.

Product specification THERMAL RESISTANCES SYMBOL PARAMETER CONDITIONS MIN. TYP. MAX. UNIT R th j-mb Thermal resistance - -.3 K/W junction to mounting base R th j-a Thermal resistance junction to ambient in free air - 6 - K/W STATIC CHARACTERISTICS T j = 25 C unless otherwise stated SYMBOL PARAMETER CONDITIONS MIN. TYP. MAX. UNIT I GT Gate trigger current V D = 2 V; I T =. A - 2 5 ma I L Latching current V D = 2 V; I GT =. A - 4 ma I H Holding current V D = 2 V; I GT =. A - 7 2 ma V T On-state voltage I T = 23 A -.44.75 V V GT Gate trigger voltage V D = 2 V; I T =. A -.6.5 V V D = V DRM() ; I T =. A; T j = 25 C.25.4 - V I D, I R Off-state leakage current V D = V DRM() ; V R = V RRM() ; T j = 25 C -..5 ma DYNAMIC CHARACTERISTICS T j = 25 C unless otherwise stated SYMBOL PARAMETER CONDITIONS MIN. TYP. MAX. UNIT dv D /dt Critical rate of rise of V DM = 67% V DRM() ; T j = 25 C; off-state voltage exponential waveform; Gate open circuit 5 3 - V/μs R GK = Ω 2 - V/μs t gt Gate controlled turn-on I TM = 4 A; V D = V DRM() ; I G =. A; - 2 - μs t q time di G /dt = 5 A/μs Circuit commutated V D = 67% V DRM() ; T j = 25 C; turn-off time I TM = 2 A; V R = 25 V; di TM /dt = 3 A/μs; - 7 - μs dv D /dt = 5 V/μs; R GK = Ω April 24 2 Rev.

Product specification Ptot / W 5 conduction angle degrees 3 6 9 2 8 form factor a 4 2.8 2.2.9.57 2.8 2.2 Tmb() / C 5.5 a =.57.9 2 ITSM / A 2 8 I ITSM T T time Tj initial = 25 C 4 6 5 8.5 4 2 2 3 4 5 6 7 25 8 IT(AV) / A Fig.. Maximum on-state dissipation, P tot, versus average on-state current, I T(AV), where a = form factor = I T(RMS) / I T(AV). Number of half cycles at 5Hz Fig.4. Maximum permissible non-repetitive peak on-state current I TSM, versus number of cycles, for sinusoidal currents, f = 5 Hz. ITSM / A IT(RMS) / A 25 2 IT di /dt limit T T ITSM time Tj initial = 25 C 5 5 us us ms ms T / s Fig.2. Maximum permissible non-repetitive peak on-state current I TSM, versus pulse width t p, for sinusoidal currents, t p ms... surge duration / s Fig.5. Maximum permissible repetitive rms on-state current I T(RMS), versus surge duration, for sinusoidal currents, f = 5 Hz; T mb 9 C. IT(RMS) / A 5 BT5.6 VGT(Tj) VGT(25 C) 9 C.4.2 5.8.6-5 5 5 Tmb / C Fig.3. Maximum permissible rms current I T(RMS), versus mounting base temperature T mb..4-5 5 5 Fig.6. Normalised gate trigger voltage V GT (T j )/ V GT (25 C), versus junction temperature T j. April 24 3 Rev.

Product specification 3 2.5 IGT(Tj) IGT(25 C) 3 I T (A) T j = 25 C T j = 25 C typ 2 2.5.5-5 5 5 Fig.7. Normalised gate trigger current I GT (T j )/ I GT (25 C), versus junction temperature T j. V o =.6 V R s =.34 ohms.5.5 2 V T (V) Fig.. Typical and imum on-state characteristic. 3 IL(Tj) IL(25 C) BT45 Zth j-mb (K/W) 2.5 2.5.. P D t p.5 t -5 5 5 Fig.8. Normalised latching current I L (T j )/ I L (25 C), versus junction temperature T j.. us.ms ms ms.s s s tp / s Fig.. Transient thermal impedance Z th j-mb, versus pulse width t p. 3 IH(Tj) IH(25 C) dvd/dt (V/us) 2.5 2.5 RGK = Ohms gate open circuit.5-5 5 5 Fig.9. Normalised holding current I H (T j )/ I H (25 C), versus junction temperature T j. 5 5 Fig.2. Typical, critical rate of rise of off-state voltage, dv D /dt versus junction temperature T j. April 24 4 Rev.

Product specification MECHANICAL DATA Dimensions in mm Net Mass: 2 g 4,5,3 3,7,3 2,8 5,9 min 5,8 3, not tinned,3 (2x) 2 3 2,54 2,54 3, 3,5 min,9 (3x),6 2,4 Notes. Refer to mounting instructions for SOT78 (TO22) envelopes. 2. Epoxy meets UL94 V at /8". Fig.3. SOT78 (TO22AB). pin 2 connected to mounting base. April 24 5 Rev.

NXP Semiconductors Legal information DATA SHEET STATUS DOCUMENT PRODUCT STATUS () STATUS (2) DEFINITION Objective data sheet Development This document contains data from the objective specification for product development. Preliminary data sheet Qualification This document contains data from the preliminary specification. Product data sheet Production This document contains the product specification. Notes. Please consult the most recently issued document before initiating or completing a design. 2. The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com. DEFINITIONS Product specification The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet. DISCLAIMERS Limited warranty and liability Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors. Right to make changes NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof. Suitability for use NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer s own risk. Applications Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer s sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer s applications and products planned, as well as for the planned application and use of customer s third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors Legal information NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer s applications or products, or the application or use by customer s third party customer(s). Customer is responsible for doing all necessary testing for the customer s applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer s third party customer(s). NXP does not accept any liability in this respect. Limiting values Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 634) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device. Terms and conditions of commercial sale NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer s general terms and conditions with regard to the purchase of NXP Semiconductors products by customer. No offer to sell or license Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights. Export control This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities. Quick reference data The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding. Non-automotive qualified products Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications. In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond NXP Semiconductors specifications such use shall be solely at customer s own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors standard warranty and NXP Semiconductors product specifications. Customer notification This data sheet was changed to reflect the new company name NXP Semiconductors, including new legal definitions and disclaimers. No changes were made to the content, except for the legal definitions and disclaimers. Contact information For additional information please visit: http://www.nxp.com For sales offices addresses send e-mail to: salesaddresses@nxp.com NXP B.V. 2 All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights. Printed in The Netherlands